欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F530-IM 参数 Datasheet PDF下载

C8051F530-IM图片预览
型号: C8051F530-IM
PDF下载: 下载PDF文件 查看货源
内容描述: 8/4/2 KB ISP功能的Flash MCU系列 [8/4/2 kB ISP Flash MCU Family]
分类和应用:
文件页数/大小: 220 页 / 2701 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F530-IM的Datasheet PDF文件第153页浏览型号C8051F530-IM的Datasheet PDF文件第154页浏览型号C8051F530-IM的Datasheet PDF文件第155页浏览型号C8051F530-IM的Datasheet PDF文件第156页浏览型号C8051F530-IM的Datasheet PDF文件第158页浏览型号C8051F530-IM的Datasheet PDF文件第159页浏览型号C8051F530-IM的Datasheet PDF文件第160页浏览型号C8051F530-IM的Datasheet PDF文件第161页  
C8051F52x-53x  
SFR Definition 17.12. LINCTRL: LIN Control Register  
W
W
W
R/W  
DTACK  
Bit4  
R/W  
R/W  
R/W  
R/W  
Reset Value  
STOP  
Bit7  
SLEEP  
Bit6  
TXRX  
Bit5  
RSTINT RSTERR WUPREQ STREQ 00000000  
Bit3  
Bit2  
Bit1  
Bit0  
0x08  
(indirect)  
SFR Address:  
Bit7:  
STOP: Blocks processing of LIN communications (slave mode only).  
This bit is to be set by the application to block the processing of the LIN Communications  
until the next SYNCH BREAK signal. It is used when the application is handling a data  
request interrupt and cannot use the frame content with the received identifier (always reads  
‘0’).  
Bit6:  
Bit5:  
SLEEP: Sleep Mode Warning.  
This bit is to be set by the application to warn the peripheral that a Sleep Mode Frame was  
received and that the Bus is in sleep mode or if a Bus Idle timeout interrupt is requested.  
The application must reset it when a Wake-Up interrupt is requested.  
TXRX: Transmit/Receive Selection Bit.  
This bit is to be set by the application to select if the current frame is a transmit frame or a  
receive frame.  
1 - Transmit Operation  
0 - Receive Operation  
Bit4:  
Bit3:  
Bit2:  
Bit1:  
Bit0:  
DTACK: Data acknowledge bit.(slave mode only)  
This bit is to be set by the application after handling a data request interrupt (reset by the  
peripheral.)  
RSTINT: Interrupt Reset bit.  
This bit must be set by the application to reset the “INT” bit in the LINST (LIN Status Regis-  
ter).  
RSTERR: Error Reset Bit  
The application must set this bit in order to reset the error bits in the LINST (LIN Status Reg-  
ister) and the LINERR (LIN Error Register) bits.  
WUPREQ: Wake-Up Request Bit.  
This bit must be set by the application to end the sleep mode of the LIN bus by sending a  
Wake-Up Signal. (reset by the peripheral)  
STREQ: Start Request Bit.(master mode only)  
This bit must be set by the application to start a LIN transmission. It may be done only after  
loading the identifier, data length and data buffer.(reset by the peripheral upon completion of  
the transmission or error detection).  
LIN Mode Selection Status of the  
Event  
Result  
Peripheral  
Sleeping  
Sleeping  
Sleeping  
Slave (LINCF.6 = 0)  
Slave (LINCF.6 = 0)  
Master (LINCF.6 = 1)  
Wake-Up Pulse Received WAKEUP Bit Set (LINST.1 = 1)  
DONE Bit Set (LINST.0 = 1)  
Valid Frame Received  
Wake-Up Pulse Received  
Rev. 0.3  
157  
 复制成功!