欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F502-IM 参数 Datasheet PDF下载

C8051F502-IM图片预览
型号: C8051F502-IM
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用: 微控制器和处理器外围集成电路PC时钟
文件页数/大小: 312 页 / 2813 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F502-IM的Datasheet PDF文件第58页浏览型号C8051F502-IM的Datasheet PDF文件第59页浏览型号C8051F502-IM的Datasheet PDF文件第60页浏览型号C8051F502-IM的Datasheet PDF文件第61页浏览型号C8051F502-IM的Datasheet PDF文件第63页浏览型号C8051F502-IM的Datasheet PDF文件第64页浏览型号C8051F502-IM的Datasheet PDF文件第65页浏览型号C8051F502-IM的Datasheet PDF文件第66页  
C8051F50x-F51x  
Gain Register Definition 6.3. ADC0GNA: ADC0 Additional Selectable Gain  
Bit  
7
6
5
4
3
2
1
0
Reserved Reserved Reserved Reserved Reserved Reserved Reserved GAINADD  
Name  
Type  
Reset  
W
0
W
0
W
0
W
0
W
0
W
0
W
0
W
1
Indirect Address = 0x08;  
Bit  
7:1  
0
Name  
Function  
Reserved Must Write 0000000b.  
GAINADD ADC0 Additional Gain Bit.  
Setting this bit add 1/64 (0.016) gain to the gain value in the ADC0GNH and  
ADC0GNL registers.  
Note: This register is accessed indirectly; See Section 6.3.2 for details for writing this register.  
62  
Rev. 1.1  
 复制成功!