欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F390-A-GM 参数 Datasheet PDF下载

C8051F390-A-GM图片预览
型号: C8051F390-A-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 50 MIPS 16 KB的闪存, 512B EEPROM混合信号MCU [50 MIPS 16 kB Flash, 512B EEPROM Mixed-Signal MCU]
分类和应用: 闪存可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 300 页 / 1709 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F390-A-GM的Datasheet PDF文件第74页浏览型号C8051F390-A-GM的Datasheet PDF文件第75页浏览型号C8051F390-A-GM的Datasheet PDF文件第76页浏览型号C8051F390-A-GM的Datasheet PDF文件第77页浏览型号C8051F390-A-GM的Datasheet PDF文件第79页浏览型号C8051F390-A-GM的Datasheet PDF文件第80页浏览型号C8051F390-A-GM的Datasheet PDF文件第81页浏览型号C8051F390-A-GM的Datasheet PDF文件第82页  
C8051F39x/37x  
14.1. Comparator Multiplexer  
C8051F39x/37x devices include an analog input multiplexer to connect Port I/O pins to the comparator  
inputs. The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 14.3). The CMX0P1–  
CMX0P0 bits select the Comparator0 positive input; the CMX0N1CMX0N0 bits select the Comparator0  
negative input. Important Note About Comparator Inputs: The Port pins selected as comparator inputs  
should be configured as analog inputs in their associated Port configuration register, and configured to be  
skipped by the Crossbar (for details on Port configuration, see Section “27.6. Special Function Registers  
for Accessing and Configuring Port I/O” on page 183).  
CPT0MX  
P0.0  
P0.2  
P0.4  
P0.6  
P1.0  
P1.2  
VDD  
P1.4  
P1.6  
P2.0*  
P2.2*  
CP0 +  
CP0 -  
+
-
P0.1  
P0.3  
P0.5  
P0.7  
P1.1  
P1.3  
P1.5  
P1.7  
P2.1*  
P2.3*  
GND  
*P2.0-P2.3 Only available as  
inputs on QFN24 Packaging  
Figure 14.3. Comparator Input Multiplexer Block Diagram  
78  
Preliminary Rev. 0.71  
 复制成功!