欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F363 参数 Datasheet PDF下载

C8051F363图片预览
型号: C8051F363
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 288 页 / 2659 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F363的Datasheet PDF文件第21页浏览型号C8051F363的Datasheet PDF文件第22页浏览型号C8051F363的Datasheet PDF文件第23页浏览型号C8051F363的Datasheet PDF文件第24页浏览型号C8051F363的Datasheet PDF文件第26页浏览型号C8051F363的Datasheet PDF文件第27页浏览型号C8051F363的Datasheet PDF文件第28页浏览型号C8051F363的Datasheet PDF文件第29页  
C8051F360/1/2/3/4/5/6/7/8/9  
nels are required. All the digital and analog peripherals are functional and work correctly while debugging.  
All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single  
stepping, or at a breakpoint in order to keep them synchronized.  
The C8051F360DK development kit provides all the hardware and software necessary to develop applica-  
tion code and perform in-circuit debugging with the C8051F36x MCUs. The kit includes software with a  
developer's studio and debugger, an integrated 8051 assembler, and a debug adapter. It also has a target  
application board with the associated MCU installed and prototyping area, plus the required cables, and  
wall-mount power supply. The Development Kit requires a PC running Windows98SE or later.  
The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to  
standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to  
be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the  
precision analog peripherals.  
Silicon Labs Integrated  
Development Environment  
WINDOWS 2000 or later  
Debug  
Adapter  
C2 (x2), VDD, GND  
TARGET PCB  
VDD GND  
C8051F360  
Figure 1.7. Development/In-System Debug Diagram  
1.4. Programmable Digital I/O and Crossbar  
C8051F36x devices include up to 39 I/O pins (four byte-wide Ports and one 7-bit-wide Port). The  
C8051F36x Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be config-  
ured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for  
push-pull or open-drain output. The “weak pullups” that are fixed on typical 8051 devices may be globally  
disabled, providing power savings capabilities.  
Rev. 1.0  
25  
 复制成功!