欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第277页浏览型号S3C4510B的Datasheet PDF文件第278页浏览型号S3C4510B的Datasheet PDF文件第279页浏览型号S3C4510B的Datasheet PDF文件第280页浏览型号S3C4510B的Datasheet PDF文件第282页浏览型号S3C4510B的Datasheet PDF文件第283页浏览型号S3C4510B的Datasheet PDF文件第284页浏览型号S3C4510B的Datasheet PDF文件第285页  
S3C4510B  
ETHERNET CONTROLLER  
FULL-DUPLEX PAUSE OPERATIONS  
Transmit Pause Operation  
To enable a full-duplex Pause operation, the special broadcast address for MAC control packets must be  
programmed into the CAM, and the corresponding CAM enable bit set. The special broadcast address can be a  
CAM location. To optimize the utilization CAM entries, you can specify a preference for specific CAM locations.  
This feature is described below.  
The MAC receive circuit recognizes a full-duplex Pause operation when the following conditions are met:  
— The type/length field has the special value for MAC Control packets, 0x8808.  
— The packet is recognized by the CAM.  
— The length of the packet is 64 bytes.  
— The operation field specifies a Pause operation.  
When a full-duplex pause operation is recognized, the MAC receive circuit loads the operand value into the  
pause count register. It then signals both the MAC and the BDMA engine that the pause should begin at the end  
of the current packet, if any.  
The pause circuit maintains the pause counter, and decrements it to zero. It does this before it signals the end of  
the pause operation, and before allowing the transmit circuit to resume its operation.  
If a second full-duplex pause operation is recognized while the first operation is in effect, the pause counter is  
reset with the current operand value. Note that a count value of zero may cause pre-mature termination of a  
pause operation that is already in progress.  
Remote Pause Operation  
To send a remote pause operation, following these steps:  
1. Program CAM location 0 with the destination address.  
2. Program CAM location 1 with the source address.  
3. Program CAM location 18 with length/type field, opcode, and operand.  
4. Program the 2 bytes that follow the operand with 0000H.  
5. Program the three double words that follow CAM location 18 with zeros.  
6. Write the transmit control register to set the SdPause bit.  
The destination address and source address are commonly used as the special broadcast address for MAC  
control frames and the local station address, respectively. To support future uses of MAC control frames, these  
values are fully programmable in the flow control 100-/10-Mbit/s Ethernet MAC.  
When the remote Pause operation is completion, the transmit status is written to the transmit control frame status  
register. The BDMA engine is responsible for providing an interrupt enable control.  
7-59  
 复制成功!