欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第10页浏览型号S3C4510B的Datasheet PDF文件第11页浏览型号S3C4510B的Datasheet PDF文件第12页浏览型号S3C4510B的Datasheet PDF文件第13页浏览型号S3C4510B的Datasheet PDF文件第15页浏览型号S3C4510B的Datasheet PDF文件第16页浏览型号S3C4510B的Datasheet PDF文件第17页浏览型号S3C4510B的Datasheet PDF文件第18页  
PRODUCT OVERVIEW  
S3C4510B  
Table 1-2. S3C4510B Pin List and PAD Type (Continued)  
Group  
Ethernet  
Controller  
(18)  
Pin Name Pin Counts I/O Type  
Pad Type  
pob4  
Description  
MDC  
1
1
1
O
I/O  
I
Management data clock.  
Management data I/O.  
MDIO  
ptbcut4  
ptis  
COL/  
Collision detected/collision detected for  
10 M.  
COL_10M  
TX_CLK/  
TXCLK_10M  
1
4
I
ptis  
Transmit data/transmit data for 10 M.  
TXD[3:0]/  
O
pob4  
Transmit data/transmit data for 10 M.  
TXD_10M  
LOOP_10M  
TX_EN/  
TXEN_10M  
I
O
O
I
pob4  
pob4  
ptis  
Transmit enable or transmit enable for 10  
M.  
TX_ERR/  
PCOMP_10M  
1
1
1
4
1
Transmit error/packet compression  
enable for 10 M.  
CRS/  
CRS_10M  
Carrier sense/carrier sense for 10 M.  
Receive clock/receive clock for 10 M.  
Receive data/receive data for 10 M.  
Receive data valid.  
RX_CLK/  
RXCLK_10M  
I
ptis  
RXD[3:0]/  
RXD_10M  
1
I
ptis  
RX_DV/  
ptis  
LINK_10M  
RX_ERR  
TXDA  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
I
O
I
ptis  
pob4  
ptis  
Receive error.  
HDLC  
Channel A  
(9)  
HDLC channel A transmit data.  
HDLC channel A receive data.  
HDLC channel A data terminal ready.  
HDLC channel A request to send.  
HDLC channel A clear to send.  
HDLC channel A data carrier detected.  
HDLC channel A sync is detected.  
HDLC channel A receiver clock.  
HDLC channel A transmitter clock.  
HDLC channel B transmit data.  
HDLC channel B receive data.  
HDLC channel B data terminal ready.  
HDLC channel B request to send.  
HDLC channel B clear to send.  
HDLC channel B data carrier detected.  
HDLC channel B sync is detected.  
HDLC channel B receiver clock.  
HDLC channel B transmitter clock.  
RXDA  
nDTRA  
nRTSA  
nCTSA  
nDCDA  
nSYNCA  
RXCA  
O
O
I
pob4  
pob4  
ptis  
I
ptis  
O
I
pob4  
ptis  
TXCA  
I/O  
O
I
ptbsut1  
pob4  
ptis  
HDLC  
Channel B  
(9)  
TXDB  
RXDB  
nDTRB  
nRTSB  
nCTSB  
nDCDB  
nSYNCB  
RXCB  
O
O
I
pob4  
pob4  
ptis  
I
ptis  
O
I
pob4  
ptis  
TXCB  
I/O  
ptbsut1  
1-14  
 复制成功!