K9F5608Q0C
K9F5608D0C
K9F5608U0C
K9F5616Q0C
K9F5616D0C
K9F5616U0C
FLASH MEMORY
Input Data Latch Cycle
tCLH
CLE
tCH
CE
tWC
tALS
ALE
tWP
tWP
tWP
WE
tWH
tDH
tDH
tDH
tDS
tDS
tDS
I/Ox
DIN 0
DIN 1
DIN n
Sequential Out Cycle after Read(CLE=L, WE=H, ALE=L)
tRC
CE
tCHZ*
tOH
tREH
tREA
tREA
tREA
tRP
RE
tRHZ*
tRHZ*
tOH
I/Ox
Dout
Dout
Dout
tRR
R/B
NOTES : Transition is measured ±200mV from steady state voltage with load.
This parameter is sampled and not 100% tested.
23