R×5C348A/B
2. Register Settings
2.1 Control Register 1 (at Address Eh)
D7
WALE
WALE
0
D6
DALE
DALE
0
D5
D4
D3
D2
CT2
CT2
0
D1
CT1
CT1
0
D0
CT0
CT0
0
12/24 CLEN2*2 TEST
12/24 CLEN2*2 TEST
(For writing)
(For reading)
Default settings*1
0
0
0
1) Default settings: Default value means read/written values when the XSTP bit is set to “1” due to power-on from 0 volts or supply voltage drop.
*
*
2) This bit name applies to the R×5C348A only. For the R×5C348B the bit name is SCRATCH3.
2.1-1 WALE and DALE
Alarm_W Enable Bit and Alarm_D Enable Bit
WALE, DALE
Description
Disabling the alarm interrupt circuit (under the control of the settings of the
Alarm_W registers and the Alarm_D registers).
0
(Default setting)
Enabling the alarm interrupt circuit (under the control of the settings of the
Alarm_W registers and the Alarm_D registers)
1
2.1-2 12/24
12-/24-hour Mode Selection Bit
12/24
Description
0
1
Selecting the 12-hour mode with a.m. and p.m. indications.
Selecting the 24-hour mode
(Default setting)
Setting the 12/24 bit to 0 and 1 specifies the 12-hour mode and the 24-hour mode, respectively.
Table of Time Digit Indications
24-hour mode
12-hour mode
24-hour mode
12-hour mode
00
01
02
03
04
05
06
07
08
09
10
11
12 (AM12)
01 (AM 1)
02 (AM 2)
03 (AM 3)
04 (AM 4)
05 (AM 5)
06 (AM 6)
07 (AM 7)
08 (AM 8)
09 (AM 9)
10 (AM10)
11 (AM11)
12
13
14
15
16
17
18
19
20
21
22
23
32 (PM12)
21 (PM 1)
22 (PM 2)
23 (PM 3)
24 (PM 4)
25 (PM 5)
26 (PM 6)
27 (PM 7)
28 (PM 8)
29 (PM 9)
30 (PM10)
31 (PM11)
)
Setting the 12/24 bit should precede writing time data.
*
10