欢迎访问ic37.com |
会员登录 免费注册
发布采购

TRC104 参数 Datasheet PDF下载

TRC104图片预览
型号: TRC104
PDF下载: 下载PDF文件 查看货源
内容描述: 2.4 GHz射频收发器 [2.4 GHz RF Transceiver]
分类和应用: 射频
文件页数/大小: 33 页 / 1023 K
品牌: RFM [ RF MONOLITHICS, INC ]
 浏览型号TRC104的Datasheet PDF文件第16页浏览型号TRC104的Datasheet PDF文件第17页浏览型号TRC104的Datasheet PDF文件第18页浏览型号TRC104的Datasheet PDF文件第19页浏览型号TRC104的Datasheet PDF文件第21页浏览型号TRC104的Datasheet PDF文件第22页浏览型号TRC104的Datasheet PDF文件第23页浏览型号TRC104的Datasheet PDF文件第24页  
T
R
C
1
0
4
-
M
i
c
r
o
c
o
n
t
r
o
l
l
e
r
S
i
g
n
a
l
C
o
n
n
e
c
t
i
o
n
s
P
M
O
D
E
M
O
D
E
C
C
D
S
L
A
S
S
K
H
o s t  
i c r o c o n t r o l l e r  
T
R
C
1
0
4
M
T
I
S
N
T
R
S
I
D
Figure 18  
The serial interface is enabled for read/write transactions with the configuration registers by holding the CS pin  
high. The CS pin must remain high during the transmission of both the address and data bytes or the data will be  
corrupted. Between each configuration register read/write transaction the serial interface must be reset by pulling  
the CS pin low. Pulling CS high again re-enables the serial interface for a new configuration register read/write  
transaction. Back-to-back configuration register read/writes are not possible as the configuration register address  
is not automatically incremented. Refer to Sections 7.1 for additional configuration register access details.  
The serial interface is enabled for read/write transactions with the FIFO by holding the CS pin low. Data and  
clocking are handled through the SDAT and SCLK pins, respectively.  
7.1 Configuration Registers Access  
The most significant bit of each byte is sent first. The rising SCLK edge is used to sample the received bit, and the  
falling SCLK edge shifts the data inside the shift register. The most significant bit of the first byte specifies a read  
or write command followed by seven address bits. The following byte contains the read/write data.  
Two bytes are required for each configuration register transaction. The first byte contains the R/W bit (0 = read,  
1 = write) and the 7-bit configuration register address. The second byte contains the configuration value to be  
written or read from the address specified in the first byte. Figure 19 and Table 14 show the timing for a  
configuration read sequence from the TRC104.  
C
o
n
f
i
g
u
r
a
t
i
o
n
B
y
t
e
R
e
a
d
T
i
m
i
n
g
C
S
S
T
1
R
/
W
D
C
A
L
T
A
6
A
5
A
1
A
0
D
7
D
6
D
5
D
1
D
0
S
K
T
2
T
3
T
4
T
5
T
6
Figure 19  
www.RFM.com E-mail: info@rfm.com  
©2009 by RF Monolithics, Inc.  
Technical support +1.800.704.6079  
Page 20 of 33  
TRC104 - 08/13/09  
 复制成功!