欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F21134DFP 参数 Datasheet PDF下载

R5F21134DFP图片预览
型号: R5F21134DFP
PDF下载: 下载PDF文件 查看货源
内容描述: 16位单片机M16C族/ R8C / Tiny系列 [16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY/R8C/Tiny SERIES]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 224 页 / 2076 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F21134DFP的Datasheet PDF文件第25页浏览型号R5F21134DFP的Datasheet PDF文件第26页浏览型号R5F21134DFP的Datasheet PDF文件第27页浏览型号R5F21134DFP的Datasheet PDF文件第28页浏览型号R5F21134DFP的Datasheet PDF文件第30页浏览型号R5F21134DFP的Datasheet PDF文件第31页浏览型号R5F21134DFP的Datasheet PDF文件第32页浏览型号R5F21134DFP的Datasheet PDF文件第33页  
R8C/13 Group  
5.1 Hardware Reset  
5.1.3 Power-on Reset Function  
The power-on reset is the function which can reset the microcomputer without the external reset  
____________  
circuit. The RESET pin should be connected to the VCC pin via about 5 kpull-up resistance using  
the power-on reset function, the function turns to active and the microcomputer has its pins, CPU,  
____________  
and SFR initialized. When a capacitor is connected to the RESET pin, always keep the voltage to the  
____________  
RESET pin 0.8 VCC or more.  
When the input voltage at the VCC pin reaches to the Vdet level, count operation of the low-speed on-  
chip oscillator clock starts. When the operation counts the low-speed on-chip oscillator clock for 32  
times, the internal reset is released. Then the program is executed starting from the address indi-  
cated by the reset vector. The initialized pins and registers and the status thereof are the same as in  
hardware reset 1 excluding the following bits.  
The D40 bit in the D4INT register turns to 1automatically (voltage detection interrupt enabled)  
The D46 bit in the D4INT register turns to 1automatically (hardware reset 2 when going through  
Vdet)  
Additionally, the hardware reset 2 turns to active after the power-on reset. This is because the VC27  
bit in the VCR2 register is set to 1(voltage detection circuit enabled) after the power-on reset same  
as the hardware reset 1, so that hardware reset 2 active conditions are all satisfied including above  
D40 and D46 bit conditions.  
Figure 5.5 shows the power-on reset circuit. Figure 5.6 shows the power-on reset operation.  
Internal reset signal  
RESET  
Q
S
R
5-bit  
counter  
fRING-S  
Trigger  
VCC Vdet detection  
Figure 5.5 Power-on Reset Circuit  
Rev.1.20 Jan 27, 2006 page 18 of 205  
REJ09B0111-0120  
 复制成功!