欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第267页浏览型号HD6417709SF133B的Datasheet PDF文件第268页浏览型号HD6417709SF133B的Datasheet PDF文件第269页浏览型号HD6417709SF133B的Datasheet PDF文件第270页浏览型号HD6417709SF133B的Datasheet PDF文件第272页浏览型号HD6417709SF133B的Datasheet PDF文件第273页浏览型号HD6417709SF133B的Datasheet PDF文件第274页浏览型号HD6417709SF133B的Datasheet PDF文件第275页  
Pin Name  
Signal  
I/O  
Description  
Data enable 3  
WE3/DQMUU/  
O
When memory other than synchronous DRAM and  
PCMCIA is used, D31–D24 write strobe signal.  
When synchronous DRAM is used, selects D31–  
D24. When PCMCIA is used, strobe signal  
indicating I/O write.  
ICIOWR  
Read  
RD  
WAIT  
CKE  
O
I
Strobe signal indicating read cycle  
Wait state request signal  
Wait  
Clock enable  
IOIS16  
O
I
Clock enable control signal for synchronous DRAM  
IOIS16  
Signal indicating PCMCIA 16-bit I/O. Valid only in  
little-endian mode.  
Bus release  
request  
BREQ  
BACK  
I
Bus release request signal  
Bus release  
acknowledgment  
O
Bus release acknowledge signal  
Mask ROM chip  
select  
MCS[0]MCS[7] O  
Chip select signal for mask ROM connected to area  
0 or 2.  
Rev. 5.00, 09/03, page 227 of 760  
 复制成功!