5(ꢀꢀEHJLꢀQꢀSRLQWꢀ
7
ꢀ
Hꢀ
ꢀSRLꢀQW
ꢀ
92/
ꢀꢍꢀꢄ[ꢀP9
ꢀꢍꢀ[ꢀP9
ꢀ
977ꢀꢈꢀ[ꢀP
9ꢀ
92/
ꢀ
977ꢀꢈꢀꢄ[ꢀP9ꢀ
7ꢂꢀ 7ꢄꢀ
W+=ꢎW536
7ꢀꢀHQG
ꢀSRLQ
Wꢀꢀ
ꢀꢄꢏ
7ꢂꢈ7ꢄꢀ
W/=ꢎW
535(ꢀEꢀ
Wꢀꢀ
ꢀꢄꢏ7
ꢂꢈ7ꢄꢀ
'46ꢀ
W'+ꢀ
W'6ꢀ
ꢀ
9,ꢀ+ꢐDFꢑꢀꢀPLQ
9,ꢀ+ꢐGFꢑꢀꢀPLQ
95ꢀ ()ꢐGFꢑꢀ
ꢀ
ꢀ
9,ꢀ/ꢐGFꢑꢀꢀPD[
9,ꢀ/ꢐDFꢑꢀꢀPD[
96ꢀ 6ꢀ
ꢀ
ꢀ
W,+ꢀ
W,+
ꢀ
W,6ꢀ
W,6ꢀ
ꢀ
ꢑꢀ
ꢑꢀ
9,ꢀ/ꢐGF ꢀPD[
ꢀ
ꢀ
ꢑꢀ
9,ꢀ/ꢐDF ꢀPD[
ꢑꢀ
Internet Data Sheet
HYS64T256022EDL–[25F/2.5/3/3S/3.7]–B
Small Outline DDR2 SDRAM Modules
FIGURE 2
Method for calculating transitions and endpoint
92+
ꢀꢈꢀ[ꢀP9
ꢀ
977ꢀꢍꢀꢄ[ꢀP9ꢀ
977ꢀꢍꢀ[ꢀP9ꢀ
92+
ꢀꢈꢀꢄ[ꢀP9ꢀ
W/=ꢀ
W53
W+=ꢀ
W536 QG
7ꢂꢀ 7ꢄꢀ
HJLQꢀSRLQ
FIGURE 3
Differential input waveform timing - tDS and tDS
'46ꢀ
W'+ꢀ
W'6ꢀ
9'ꢀ '4
FIGURE 4
Differential input waveform timing - tlS and tlH
&.ꢀ
&.ꢀ
9'ꢀ '4
9,ꢀ+ꢐDF ꢀPLQꢀ
9,ꢀ+ꢐGF ꢀPLQꢀ
95ꢀ ()ꢐGFꢑꢀ
96ꢀ 6ꢀ
Rev. 1.0, 2006-11
11172006-DXYK-2PPW
23
QIMONDA [ QIMONDA AG ]
