欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYI25DC512160CE-5 参数 Datasheet PDF下载

HYI25DC512160CE-5图片预览
型号: HYI25DC512160CE-5
PDF下载: 下载PDF文件 查看货源
内容描述: 512 - Mbit的双数据速率SDRAM [512-Mbit Double-Data-Rate SDRAM]
分类和应用: 动态存储器
文件页数/大小: 30 页 / 1716 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYI25DC512160CE-5的Datasheet PDF文件第20页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第21页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第22页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第23页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第25页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第26页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第27页浏览型号HYI25DC512160CE-5的Datasheet PDF文件第28页  
Preliminary Internet Data Sheet  
HYI25DC512[16/80]0CE  
512-Mbit Double-Data-Rate SDRAM  
TABLE 20  
IDD Conditions  
Parameter  
Symbol  
Operating Current: one bank; active/ precharge; tRC = tRCMIN; tCK = tCKMIN  
;
IDD0  
DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two  
clock cycles.  
Operating Current: one bank; active/read/precharge; Burst = 4;  
IDD1  
Refer to the following page for detailed test conditions.  
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE VILMAX; tCK = tCKMIN  
IDD2P  
IDD2F  
Precharge Floating Standby Current: CS VIHMIN, all banks idle;  
CKE VIHMIN; tCK = tCKMIN, address and other control inputs changing once per clock cycle, VIN = VREF for DQ, DQS  
and DM.  
Precharge Quiet Standby Current: CS VIHMIN, all banks idle; CKE VIHMIN; tCK = tCKMIN, address and other  
control inputs stable at VIHMIN or VILMAX; VIN=VREF for DQ, DQS and DM.  
IDD2Q  
IDD3P  
Active Power-Down Standby Current: one bank active; power-down mode;  
CKE VILMAX; tCK= tCKMIN; VIN = VREF for DQ, DQS and DM.  
Active Standby Current: one bank active; CS VIHMIN; CKE VIHMIN; tRC = tRASMAX; tCK = tCKMIN; DQ, DM and DQS IDD3N  
inputs changing twice per clock cycle; address and control inputs changing once per clock cycle  
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing  
once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A,  
CL = 3 for DDR333; tCK = tCKMIN; IOUT = 0 mA  
IDD4R  
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing  
once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A,  
CL = 3 for DDR333; tCK = tCKMIN  
IDD4W  
Auto-Refresh Current: tRC = tRFCMIN, burst refresh  
IDD5  
IDD6  
IDD7  
Self-Refresh Current: CKE 0.2 V; external clock on; tCK = tCKMIN  
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test  
conditions.  
Rev. 0.7, 2006-12  
24  
11292006-TAIE-H645  
 复制成功!