Internet Data Sheet
HYB18H1G321AF–10/11/14
1-Gbit GDDR3
FIGURE 9
Extended Mode Register Bitmap for Mid-Range-Speed Application
$ꢇ
$ꢆ
$ꢅ
$ꢄ
$ꢈ
$ꢃ
$ꢂ
$ꢀ
%$ꢃ %$ꢂ %$ꢀ $ꢂꢂ $ꢂꢀ $ꢁ
$ꢉ
ꢀ
ꢂ
5)8
9
&$ꢌ=
:5 '//
$ꢆ
:5
5WW
'DWDꢌ=
0RGH
'//
$''ꢊ&0'ꢌ
7HUPLQDWLRQ
$ꢂꢀ 9HQGRUꢌ,'
$ꢁ $ꢉ
2XWSXWꢌ'ULYHUꢌ
,PSHGDQFH
(QDEOH
$ꢂ $ꢀ
ꢀ
ꢂ
2II
2Q
(QDEOH
'LVDEOH
ꢀ
ꢂ
ꢀ
ꢀ
ꢂ
ꢂ
=4ꢌꢊꢌꢄ
=4ꢌꢊꢌꢃ
=4ꢌꢊꢌꢃ
=4
ꢀ
ꢂ
ꢀ
ꢂ
ꢀ
ꢀ
ꢂ
ꢂ
$XWRFDO
ꢈꢅꢌ2KPV
ꢄꢀꢌ2KPV
ꢄꢅꢌ2KPV
ꢀ
ꢂ
ꢀ
ꢂ
$ꢇ $ꢅ $ꢄ
:5
ꢀ
ꢀ
ꢀ
ꢀ
ꢂ
ꢂ
ꢂ
ꢂ
ꢀ
ꢀ
ꢂ
ꢂ
ꢀ
ꢀ
ꢂ
ꢂ
ꢀ
ꢂ
ꢀ
ꢂ
ꢀ
ꢂ
ꢀ
ꢂ
ꢂꢂ
ꢄ
ꢅ
ꢆ
ꢇ
ꢉ
ꢁ
ꢂꢀ
%$>ꢃ@
0RGH
$ꢈ $ꢃ
7HUPLQDWLRQ
ꢀ
ꢂ
RQHꢏ&6
WZRꢏ&6
ꢀ
ꢀ
ꢂ
ꢀ
ꢂ
ꢀ
2'7ꢌGLVDEOHG
5)8
=4ꢌꢊꢌꢄ
ꢂ
ꢂ
=4ꢌꢊꢌꢃꢌꢍ'HIDXOWꢎꢌꢃꢎ
([WHQGHGꢌ0RGHꢌ5HJLVWHUꢌ6ORZꢋYVG
There are two bitmaps for the Extended Mode Register. One bitmap shown in Figure 9 is supposed to support Mid-Range-
Speed applications. The other bitmap shown in Figure 10 is more focused on the high-range-speed application. Both bitmaps
distinguish different numbers in supported Write Recovery clock cycles. The mid-range bit map provides WR cycles from 4 to
11.The high-speed bitmap supports WR from 7 to 13.
Rev. 0.92, 2007-10
21
06122007-MW7D-3G3M
QIMONDA [ QIMONDA AG ]
