8
'
46
ꢀ
ꢀ
ꢀ
4ꢀ
'
ꢊꢀ
8
8
6ꢀ
'
4ꢃ
'
0ꢀ
'
4
4ꢃ
ꢇꢀ
64
ꢀ
4
ꢀ
'
ꢀ
'
4ꢈ
4ꢋ
ꢀ
4ꢀ
4ꢀ
4ꢀ
'
ꢂꢀ
'
ꢃꢀ
'
ꢁꢀ
'
4ꢃ
4ꢃ
4ꢃ
4ꢃ
ꢅꢀ
64
ꢀ
ꢀ
1
/
'
&ꢀ
46
ꢀ
ꢀ
ꢀ
4ꢀ
'
4ꢉ
ꢀ
/
'
ꢀ
/
'
6ꢀ
'
0
4
4
ꢆꢀ
64
ꢀ
4
ꢀ
'
ꢀ
'
4ꢃ
4ꢁ
ꢀ
4ꢀ
4ꢀ
4ꢀ
'
4ꢊ
ꢀ
'
4ꢅ
ꢀ
'
ꢂꢀ
'
4
4
ꢇꢀ
64
ꢀ
4
ꢀ
9
66
'
&
&
&
/ꢀ
.ꢀ
.ꢀ
6ꢀ
'
/ꢀ
ꢀ
ꢀ
&
(ꢀ
:
(ꢀ
ꢃꢀ
ꢃꢀ
5
6ꢀ
6ꢀ
2'
.
$
$
$
7ꢀ
1
ꢀ
%
ꢁꢀ
%
$
&
&
$
ꢃꢁ
$
ꢄ
$
3ꢀ
$
$
ꢂꢀ
ꢉꢀ
ꢃꢀ
&ꢀ
$
$
$
ꢁꢀ
ꢊꢀ
ꢋꢀ
ꢀ
ꢅꢀ
ꢆꢀ
$
$
ꢇꢀ
ꢈꢀ
$
ꢀ
$
$
ꢃ
ꢀ
$
ꢃꢂ
ꢀ
1
ꢀ
1
1&ꢀ
&
ꢀ
03
3
7
ꢁ
ꢃ
ꢂꢁꢀ
Internet Data Sheet
HYB18T512[40/80/16]0B[C/F]
512-Mbit Double-Data-Rate-Two SDRAM
FIGURE 3
Chip Configuration for ×16 components, PG-TFBGA-84 (top view)
ꢃꢀ
ꢂꢀ
ꢅꢀ
ꢊꢀ
ꢇꢀ
$ꢀ
%ꢀ
&ꢀ
'ꢀ
(ꢀ
)ꢀ
*ꢀ
+ꢀ
-ꢀ
ꢉꢀ
ꢆꢀ
ꢋꢀ
ꢈꢀ
6''
.#
666
666
6''
4ꢀ
66
666
6''
6''
6''
4ꢀ
6''
66
666
4
6''
666
666
6''
4ꢀ
66
666
6''
6''
6''
4ꢀ
6''
66
666
6'
65(
)ꢀ
666
6''
.ꢀ
/ꢀ
6''
0ꢀ
1ꢀ
3ꢀ
5ꢀ
666
666
6''
Notes
2. LDM is the data mask signal for DQ[7:0], UDM is the data
mask signal for DQ[15:8]
3. VDDL and VSSDL are power and ground for the DLL. VDDL is
1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is
data strobe for DQ[7:0]
connected to VDD on the device. VDD, VDDQ, VSSDL, VSS
,
and VSSQ are isolated on the device.
Rev. 1.1, 2007-05
15
03292006-YBYM-WG0Z
QIMONDA [ QIMONDA AG ]
