欢迎访问ic37.com |
会员登录 免费注册
发布采购

P1750AES-20QLMB 参数 Datasheet PDF下载

P1750AES-20QLMB图片预览
型号: P1750AES-20QLMB
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, 16-Bit, 20MHz, CMOS, QFP-68]
分类和应用: 时钟外围集成电路
文件页数/大小: 22 页 / 220 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P1750AES-20QLMB的Datasheet PDF文件第1页浏览型号P1750AES-20QLMB的Datasheet PDF文件第2页浏览型号P1750AES-20QLMB的Datasheet PDF文件第3页浏览型号P1750AES-20QLMB的Datasheet PDF文件第5页浏览型号P1750AES-20QLMB的Datasheet PDF文件第6页浏览型号P1750AES-20QLMB的Datasheet PDF文件第7页浏览型号P1750AES-20QLMB的Datasheet PDF文件第8页浏览型号P1750AES-20QLMB的Datasheet PDF文件第9页  
P1750AE/SOS  
1
ABSOLUTE MAXIMUM RATINGS  
MAXIMUM CONTINUOUS OPERATING  
RANGE  
SupplyVoltageRange  
InputVoltageRange  
-0.5V to +7.0V  
Case Temperature  
GND  
V
CC  
-0.5V to V +0.5V  
CC  
-55°Cto+125°C  
0
4.5V to +5.5V  
-65°Cto+150°C  
-30mA to +5mA  
StorageTemperatureRange  
InputCurrentRange  
-0.5V to V +0.5V  
Voltage applied to Inputs  
CC  
3
150 mA  
1.5W  
CurrentappliedtoOutput  
2
Maximum Power Dissipation  
SPACE RADIATION TOLERANCE  
Specification  
Comment  
Requirement  
TotalDose  
(IonizingRadiation)  
MIL-STD-883TM1019Cond.BProcessor  
meets all data sheet specification limits  
following exposure to 100K Rad (Si).  
Adams 90% worst case cosmic Ray  
environment upset rate calculated with  
creme.  
100 K Rads  
(Si)  
-10  
SingleEventUpset  
(SEU)  
< 10 Errors  
per day  
SingleEvent  
Latchup(SEL)  
Absolute  
Immunity  
CMOS/SOS Technology eliminates the  
latchupmechanism.  
NOTES:  
1. Stresses above the absolute maximum rating may cause  
permanent damage to the device. Extended operation at the  
maximum levels may degrade performance and affect reliability.  
2. Must withstand the added power dissipation due to short circuit  
test e.g., los.  
3. Duration: 1 second or less.  
Do c um e nt # MICRO-7 REV B  
Pa g e 4 o f 22