欢迎访问ic37.com |
会员登录 免费注册
发布采购

RM7965A-900UI 参数 Datasheet PDF下载

RM7965A-900UI图片预览
型号: RM7965A-900UI
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor, 64-Bit, 900MHz, CMOS, PBGA256, 27 X 27 MM, 1.62 MM HEIGHT, MO-192BAL-2, CSBGA-256]
分类和应用: 时钟外围集成电路
文件页数/大小: 74 页 / 508 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号RM7965A-900UI的Datasheet PDF文件第2页浏览型号RM7965A-900UI的Datasheet PDF文件第3页浏览型号RM7965A-900UI的Datasheet PDF文件第4页浏览型号RM7965A-900UI的Datasheet PDF文件第5页浏览型号RM7965A-900UI的Datasheet PDF文件第7页浏览型号RM7965A-900UI的Datasheet PDF文件第8页浏览型号RM7965A-900UI的Datasheet PDF文件第9页浏览型号RM7965A-900UI的Datasheet PDF文件第10页  
RM7965A-900UI 900 MHz 64-bit Microprocessor Data Sheet  
4.17 Instruction TLB ............................................................................................................26  
4.18 Data TLB ….................................................................................................................26  
4.19 Interrupt Handling........................................................................................................ 26  
4.20 Standby Mode ............................................................................................................. 28  
4.21 JTAG Interface ............................................................................................................29  
4.22 Reset Sequence.......................................................................................................... 29  
Cache Architecture................................................................................................................ 30  
5.1 Instruction Cache ........................................................................................................30  
5.2 Data Cache .................................................................................................................31  
5.3 Secondary Cache........................................................................................................32  
5.3.1 Secondary Caching Protocols........................................................................ 33  
5.3.2 Fast Packet Cache Mode...............................................................................33  
5.4 Cache Modes ..............................................................................................................34  
5.5 Cache Attributes..........................................................................................................35  
5.6 Cache Locking ............................................................................................................36  
5.7 Primary Write Buffer....................................................................................................36  
5.8 Data Prefetch ..............................................................................................................36  
5.9 Memory Latencies....................................................................................................... 37  
System Interface................................................................................................................... 38  
6.1 System Address/Data Bus .......................................................................................... 38  
6.2 System Command Bus ............................................................................................... 39  
6.3 Handshake Signals ..................................................................................................... 40  
6.4 System Interface Operation ........................................................................................41  
6.5 Write Modes ................................................................................................................43  
Integrated Debug .................................................................................................................. 44  
7.1 EJTAG Debugging.......................................................................................................44  
7.2 Trace Buffer.................................................................................................................44  
7.3 Test/Breakpoint Registers ........................................................................................... 45  
7.4 Performance Counters................................................................................................ 46  
Boot-Mode Settings .............................................................................................................. 48  
RM7000 and RM7965A Differences .....................................................................................53  
5
6
7
8
9
10 Pin Descriptions.................................................................................................................... 55  
11 Absolute Maximum Ratings ..................................................................................................59  
12 DC Electrical Characteristics ................................................................................................ 60  
13 Power.................................................................................................................................... 61  
13.1 Normal Operating Conditions...................................................................................... 61  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2100294, Issue 2  
6
 复制成功!