欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM9315-HC 参数 Datasheet PDF下载

PM9315-HC图片预览
型号: PM9315-HC
PDF下载: 下载PDF文件 查看货源
内容描述: 增强TT1 ™交换机结构 [ENHANCED TT1⑩ SWITCH FABRIC]
分类和应用: 电信集成电路电信电路
文件页数/大小: 343 页 / 5229 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM9315-HC的Datasheet PDF文件第162页浏览型号PM9315-HC的Datasheet PDF文件第163页浏览型号PM9315-HC的Datasheet PDF文件第164页浏览型号PM9315-HC的Datasheet PDF文件第165页浏览型号PM9315-HC的Datasheet PDF文件第167页浏览型号PM9315-HC的Datasheet PDF文件第168页浏览型号PM9315-HC的Datasheet PDF文件第169页浏览型号PM9315-HC的Datasheet PDF文件第170页  
PRELIMINARY  
PMC-Sierra, Inc.  
PM9311/2/3/5 ETT1™ CHIP SET  
Data Sheet  
PMC-2000164  
ISSUE 3  
ENHANCED TT1™ SWITCH FABRIC  
3.2 INPUT DATASLICE QUEUE MEMORY ALLOCATION WITH EPP  
The following table lists the raw addresses within input Dataslice queue memory for all input queues  
(VOQs) managed by the iEPP. These addresses apply to each input Dataslice in the port; to read or write  
a complete cell in input Dataslice queue memory, the raw address must be translated into OOB address  
offsets, and then those offsets should be read/written for each Dataslice.  
Priority is the lower 2 bits of the traffic type for Unicast or Multicast queues; Port is 5 bits, and Subport is 2  
bits. “x” is a single bit that can be 0 or 1, used to denote offsets within queues. “yy” can only be 00, 01, or  
10, and is used to denote offsets within queues that are 24 or 96 cells in length.  
Table 21. Input Dataslice Queue Memory Allocation  
Total #  
Traffic  
Type  
Type of Ingress Queue  
Dataslice Queue Mem Address  
Mapping  
Raw Address  
Range  
of  
Linecard  
size  
Queues  
either (OC-48c  
egress port)  
0,Priority,Egress Port,  
Egress Subport,xxxx  
Unicast  
Unicast  
16  
64  
512  
128  
0x0000-0x1FFF  
either (OC-192c  
egress port)  
0,Priority,Egress Port,xxxxxx  
10000,yy,xxxxx,Priority  
0x0000-0x1FFF  
0x2000-0x217F  
Multicast  
TDM  
either  
96  
24  
96  
8
4
4
1
4
1
OC-48c  
OC-192c  
OC-48c  
OC-192c  
1000011,yy,xxx,Ingress Subport 0x2180-0x21DF  
1000011,yy,xxxxx 0x2180-0x21DF  
100001111,Ingress Subport,xxx 0x21E0-0x21FF  
100001111,00,xxx 0x21E0-0x21E7  
TDM  
CPU CP  
CPU CP  
8
Each raw address given above is for a 48-bit word in Dataslice queue memory. In order to access the  
memory with OOB, a raw address must be converted into two OOB address offsets because OOB  
accesses are 32-bit. The following formula is used:  
oob_offset_16_MSBs = 0x40000 | (raw_address << 3)  
oob_offset_32_LSBs = 0x40000 | (raw_address << 3) | 0x4  
3.3 OUTPUT DATASLICE QUEUE MEMORY ALLOCATION WITH EPP  
The following table lists the raw addresses within output Dataslice queue memory for all output queues  
(VIQs) managed by the oEPP. These addresses apply to each output Dataslice in the port; to read or write  
a complete cell in output Dataslice queue memory, the raw address must be translated into OOB address  
offsets, and then those offsets should be read/written for each Dataslice.  
162  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE