欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7366-PI 参数 Datasheet PDF下载

PM7366-PI图片预览
型号: PM7366-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理器 [FRAME ENGINE AND DATA LINK MANAGER]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输PC时钟
文件页数/大小: 286 页 / 2211 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7366-PI的Datasheet PDF文件第31页浏览型号PM7366-PI的Datasheet PDF文件第32页浏览型号PM7366-PI的Datasheet PDF文件第33页浏览型号PM7366-PI的Datasheet PDF文件第34页浏览型号PM7366-PI的Datasheet PDF文件第36页浏览型号PM7366-PI的Datasheet PDF文件第37页浏览型号PM7366-PI的Datasheet PDF文件第38页浏览型号PM7366-PI的Datasheet PDF文件第39页  
RELEASED  
PM7366 FREEDM-8  
DATA SHEET  
PMC-1970930  
ISSUE 4  
FRAME ENGINE AND DATA LINK MANAGER  
Pin Name  
Type  
Pin No.  
Function  
-PI  
-BI  
GNTB  
Input  
D18  
D3  
The active low PCI bus grant signal (GNTB) indicates  
the granting of control over the PCI in response to a  
bus request via the REQB output. When GNTB is set  
high, the FREEDM-8 does not have control over the  
PCI bus. When GNTB is set low, the external arbiter  
has granted the FREEDM-8 control over the PCI bus.  
However, the FREEDM-8 will not proceed until the  
FRAMEB signal is sampled high, indicating no current  
transactions are in progress.  
GNTB is sampled on the rising edge of PCICLK.  
PCIINTB  
PERRB  
OD  
W16 V5  
The active low PCI interrupt signal (PCIINTB) is set  
low when a FREEDM-8 interrupt source is active, and  
that source is unmasked. The FREEDM-8 may be  
enabled to report many alarms or events via  
Output  
interrupts. PCIINTB returns high when the interrupt is  
acknowledged via an appropriate register access.  
PCIINTB is an open drain output and is updated on  
the rising edge of PCICLK.  
I/O  
L19  
M2  
The active low parity error signal (PERRB) indicates a  
parity error over the AD[31:0] and C/BEB[3:0] buses.  
Parity error is signalled when even parity calculations  
do not match the PAR signal. PERRB is set low at  
the cycle immediately following an offending PAR  
cycle. PERRB is set high when no parity error is  
detected.  
PERRB is enabled by setting the PERREN bit in the  
Control/Status register in the PCI Configuration  
registers space. Regardless of the setting of  
PERREN, parity errors are always reported by the  
PERR bit in the Control/Status register in the PCI  
Configuration registers space.  
PERRB is updated on the rising edge of PCICLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
22  
 复制成功!