欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7366-PI 参数 Datasheet PDF下载

PM7366-PI图片预览
型号: PM7366-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理器 [FRAME ENGINE AND DATA LINK MANAGER]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输PC时钟
文件页数/大小: 286 页 / 2211 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7366-PI的Datasheet PDF文件第27页浏览型号PM7366-PI的Datasheet PDF文件第28页浏览型号PM7366-PI的Datasheet PDF文件第29页浏览型号PM7366-PI的Datasheet PDF文件第30页浏览型号PM7366-PI的Datasheet PDF文件第32页浏览型号PM7366-PI的Datasheet PDF文件第33页浏览型号PM7366-PI的Datasheet PDF文件第34页浏览型号PM7366-PI的Datasheet PDF文件第35页  
RELEASED  
PM7366 FREEDM-8  
DATA SHEET  
PMC-1970930  
ISSUE 4  
FRAME ENGINE AND DATA LINK MANAGER  
Pin Name  
Type  
Pin No.  
Function  
-PI  
-BI  
TRDYB  
I/O  
K19  
K2  
The active low target ready signal (TRDYB) indicates  
when the target is ready to start or continue with a  
transaction. TRDYB works in conjunction with IRDYB  
to complete transaction data phases. During a  
transaction in progress, TRDYB is set high to indicate  
that the target cannot complete the current data  
phase and to force a wait state. TRDYB is set low to  
indicate that the target can complete the current data  
phase. The data phase is completed when TRDYB is  
set low and the initiator ready signal (IRDYB) is also  
set low.  
When the FREEDM-8 is the initiator, TRDYB is an  
input.  
When the FREEDM-8 is the target, TRDYB is an  
output. During accesses to FREEDM-8 registers,  
TRDYB is set high to extend data phases over  
multiple PCICLK cycles.  
When the FREEDM-8 is not involved in the current  
transaction, TRDYB is tri-stated.  
As an output signal, TRDYB is updated on the rising  
edge of PCICLK. As an input signal, TRDYB is  
sampled on the rising edge of PCICLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
18  
 复制成功!