欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7351-BGI 参数 Datasheet PDF下载

PM7351-BGI图片预览
型号: PM7351-BGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA304, 31 X 31 MM, 1.51 MM HEIGHT, 1.27 MM PITCH, SBGA-304]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 174 页 / 1840 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7351-BGI的Datasheet PDF文件第30页浏览型号PM7351-BGI的Datasheet PDF文件第31页浏览型号PM7351-BGI的Datasheet PDF文件第32页浏览型号PM7351-BGI的Datasheet PDF文件第33页浏览型号PM7351-BGI的Datasheet PDF文件第35页浏览型号PM7351-BGI的Datasheet PDF文件第36页浏览型号PM7351-BGI的Datasheet PDF文件第37页浏览型号PM7351-BGI的Datasheet PDF文件第38页  
RELEASED  
PM7351 S/UNI-VORTEX  
DATA SHEET  
PMC-1980582  
ISSUE 5  
OCTAL SERIAL LINK MULTIPLEXER  
Ball  
Ball  
Type No. Function  
Name  
TCK  
Input D13 The test clock (TCK) signal provides timing for test  
operations that are carried out using the IEEE  
P1149.1 test access port. TCK has an integral pull-up  
resistor.  
TMS  
Input B13 The test mode select (TMS) signal controls the test  
operations that are carried out using the IEEE  
P1149.1 test access port. TMS is sampled on the  
rising edge of TCK. TMS has an integral pull-up  
resistor.  
TDI  
Input A13 The test data input (TDI) signal carries test data into  
the S/UNI-VORTEX via the IEEE P1149.1 test access  
port. TDI is sampled on the rising edge of TCK. TDI  
has an integral pull-up resistor.  
TDO  
Tristate C12 The test data output (TDO) signal carries test data out  
of the S/UNI-VORTEX via the IEEE P1149.1 test  
access port. TDO is updated on the falling edge of  
TCK. TDO is a tristate output which is inactive except  
when scanning of data is in progress.  
TRSTB  
BIAS  
Input C13 The active-low test reset (TRSTB) signal provides an  
asynchronous S/UNI-VORTEX test access port reset  
via the IEEE P1149.1 test access port. TRSTB is a  
Schmitt triggered input with an integral pull-up resistor.  
Note that when not being used, TRSTB must be  
connected to the RSTB input.  
Power and Ground  
Power E20 When tied to +5V, the BIAS inputs are used to bias  
W20 the wells in the input and I/O pads so that the pads  
can tolerate 5V on their inputs without forward biasing  
internal ESD protection devices. When tied to +3.3V,  
the inputs and bi-directional inputs will only tolerate  
3.3V level inputs.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
24  
 复制成功!