欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7350-PGI 参数 Datasheet PDF下载

PM7350-PGI图片预览
型号: PM7350-PGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA160, 15 X 15 MM, 1.81 MM HEIGHT, PLASTIC, BGA-160]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 245 页 / 898 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7350-PGI的Datasheet PDF文件第50页浏览型号PM7350-PGI的Datasheet PDF文件第51页浏览型号PM7350-PGI的Datasheet PDF文件第52页浏览型号PM7350-PGI的Datasheet PDF文件第53页浏览型号PM7350-PGI的Datasheet PDF文件第55页浏览型号PM7350-PGI的Datasheet PDF文件第56页浏览型号PM7350-PGI的Datasheet PDF文件第57页浏览型号PM7350-PGI的Datasheet PDF文件第58页  
RELEASED  
PM7350 S/UNI DUPLEX  
DATA SHEET  
PMC-1980581  
ISSUE 8  
DUAL SERIAL LINK PHY MULTIPLEXER  
Ball  
Name  
Ball  
No. Function  
Type  
High Speed LVDS Links  
OADDR[4]  
OADDR[3]  
OADDR[2]  
OADDR[1]  
OADDR[0]  
I/O  
N9 As a SCI-PHY/Utopia bus master (OMASTER = 1,  
M10 0ANYPHY = 0) the OADDR[4:0] signals are used to  
N10 address up to 32 PHY devices for the purposes of  
L10 polling and selection for cell transfer. When  
P11 conducting polling, in order to avoid bus contention,  
the S/UNI-DUPLEX inserts gap cycles during which  
the OADDR[4:0] bus is set to 0x1F and OAVALID is  
logic 0. When this occurs, no PHY device should  
drive OCA during the following clock cycle. The  
polling order is based on the existence of cells in  
the downstream cell buffer. The PHY device  
selected for transfer is based on the OADDR[4:0]  
value present during the last cycle OENB is high.  
As a bus slave the OADDR[4:0] signals are inputs.  
When OAVALID is sampled high in SCI-PHY/Utopia  
or low in Any-PHY configuration and the sampled  
OADDR[4:0] matches the OAD[4:0] bits in the  
Output Address Match register, OCA is asserted if  
at least one cell is available for transfer. OCA is  
delayed by an additional OFCLK cycle in Any-PHY  
configuration. If the OADDR[4:0] value equals the  
state of the OAD[4:0] bits in the Output Address  
Match register when the OENB is last sampled  
high, the S/UNI-DUPLEX will initiate a cell transfer.  
As a SCI-PHY/Utopia bus slave (OMASTER = 0,  
OANYPHY = 0) the device must be reselected to  
resume a cell transferred that has been halted by  
deasserting OENB high.  
The OADDR[4:0] bus is sampled or updated on the  
rising edge of OFCLK.  
These signals are only active if the SCIANY input is  
a logic high.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
39  
 复制成功!