欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7350-PGI 参数 Datasheet PDF下载

PM7350-PGI图片预览
型号: PM7350-PGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA160, 15 X 15 MM, 1.81 MM HEIGHT, PLASTIC, BGA-160]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 245 页 / 898 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7350-PGI的Datasheet PDF文件第39页浏览型号PM7350-PGI的Datasheet PDF文件第40页浏览型号PM7350-PGI的Datasheet PDF文件第41页浏览型号PM7350-PGI的Datasheet PDF文件第42页浏览型号PM7350-PGI的Datasheet PDF文件第44页浏览型号PM7350-PGI的Datasheet PDF文件第45页浏览型号PM7350-PGI的Datasheet PDF文件第46页浏览型号PM7350-PGI的Datasheet PDF文件第47页  
RELEASED  
PM7350 S/UNI DUPLEX  
DATA SHEET  
PMC-1980581  
ISSUE 8  
DUAL SERIAL LINK PHY MULTIPLEXER  
Ball  
Name  
Ball  
No. Function  
Type  
High Speed LVDS Links  
IADDR[4]  
IADDR[3]  
IADDR[2]  
IADDR[1]  
IADDR[0]  
I/O  
D6 As a SCI-PHY/Utopia bus master (IMASTER = 1,  
A5 IANYPHY = 0) the IADDR[4:0] signals are outputs  
D5 used to address up to 32 PHY devices for the  
A4 purposes of polling and selection for cell transfer.  
C4 When conducting polling, in order to avoid bus  
contention, the S/UNI-DUPLEX inserts gap cycles  
during which IADDR[4:0] is set to 0x1F and  
IAVALID is logic 0. When this occurs, no PHY  
device should drive ICA during the following clock  
cycle. Polling is performed in incrementing  
sequential order. The PHY device selected for  
transfer is based on the IADDR[4:0] value present  
during the last cycle IENB was high.  
As a SCI-PHY/Utopia bus slave (IMASTER = 0,  
IANYPHY = 0) IADDR[4:0] are inputs. During  
polling when IAVALID is sampled high in SCI-PHY  
or low in Any-PHY configuration, the S/UNI-  
DUPLEX will drive ICA with the cell buffer  
availability status of the logical channel indexed by  
IADDR[4:0] on the next IFCLK cycle. The logical  
channel selected for a cell transfer is determined by  
the IADDR[4:0] value presented when IENB was  
last sampled high. Cell transfer is initiated with the  
ISOC input being asserted.  
As an Any-PHY bus slave (IMASTER = 0, IANYPHY  
= 1) IADDR[4:0] are inputs used only for polling. Cell  
transfer is initiated with inband addressing (prepend  
Word 0 contains the address) and the ISX input.  
Polling occurs when IAVALID is sampled low and the  
S/UNI-DUPLEX drives ICA with the cell buffer  
availability status of the logical channel indexed by  
IADDR[4:0]. There is a one IFCLK cycle gap  
between IAVALID sampled low and ICA.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
28  
 复制成功!