欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7350-PGI 参数 Datasheet PDF下载

PM7350-PGI图片预览
型号: PM7350-PGI
PDF下载: 下载PDF文件 查看货源
内容描述: [Support Circuit, 1-Func, CMOS, PBGA160, 15 X 15 MM, 1.81 MM HEIGHT, PLASTIC, BGA-160]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 245 页 / 898 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7350-PGI的Datasheet PDF文件第233页浏览型号PM7350-PGI的Datasheet PDF文件第234页浏览型号PM7350-PGI的Datasheet PDF文件第235页浏览型号PM7350-PGI的Datasheet PDF文件第236页浏览型号PM7350-PGI的Datasheet PDF文件第238页浏览型号PM7350-PGI的Datasheet PDF文件第239页浏览型号PM7350-PGI的Datasheet PDF文件第240页浏览型号PM7350-PGI的Datasheet PDF文件第241页  
RELEASED  
PM7350 S/UNI DUPLEX  
DATA SHEET  
PMC-1980581  
ISSUE 8  
DUAL SERIAL LINK PHY MULTIPLEXER  
Ingress SCI-PHY/Any-PHY Interface (Fig. 31)  
Symbol  
Description  
Min  
0
Max  
52  
Units  
MHz  
MHz  
%
IFCLK Frequency (IMASTER = 0)  
IFCLK Frequency (IMASTER = 1)  
0
33  
IFCLK Duty Cycle  
40  
60  
t
t
t
IDAT[15:0], IADDR[4:0], IPRTY, ISOC, IENB,  
S
IFCLK  
IAVALID, ISX and ICA Set-up time to IFCLK  
IDAT[15:0], IADDR[4:0], IPRTY, ISOC, IENB,  
3
1
ns  
ns  
H
IFCLK  
IFCLK  
IFCLK  
IAVALID, ISX and ICA Hold time to IFCLK  
IFCLK High to IENB, IADDR[4:0], IAVALID  
P
and ICA Valid  
2
2
12  
12  
ns  
ns  
t
t
IFCLK High to ICA High Impedance  
Z
IFCLK High to ICA Driven  
0
ns  
ZB  
IFCLK  
Fig. 31: Ingress SCI-PHY/Any-PHY Interface Timing  
IFCLK  
tS  
tH  
IFCLK  
IFCLK  
IDAT15:0]  
IPRTY, ISOC,  
ISX, ICA  
IENB  
Valid Data  
Valid Data  
tP  
IFCLK  
IADDR[4:0]  
IAVALID  
tZ  
IFCLK  
tP  
IFCLK  
tZB  
IFCLK  
ICA  
Valid Data  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
222  
 
 复制成功!
51La