欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73487 参数 Datasheet PDF下载

PM73487图片预览
型号: PM73487
PDF下载: 下载PDF文件 查看货源
内容描述: 622 Mbps的ATM流量管理设备 [622 Mbps ATM Traffic Management Device]
分类和应用: 异步传输模式ATM
文件页数/大小: 251 页 / 2936 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73487的Datasheet PDF文件第119页浏览型号PM73487的Datasheet PDF文件第120页浏览型号PM73487的Datasheet PDF文件第121页浏览型号PM73487的Datasheet PDF文件第122页浏览型号PM73487的Datasheet PDF文件第124页浏览型号PM73487的Datasheet PDF文件第125页浏览型号PM73487的Datasheet PDF文件第126页浏览型号PM73487的Datasheet PDF文件第127页  
Released  
Datasheet  
PM73487 QRT  
PMC-Sierra, Inc.  
PMC-980618  
Issue 3  
622 Mbps ATM Traffic Management Device  
7.2.8 CONDITION_PRES_BITS  
Each interrupt has a condition present bit that indicates the condition is present now. Some fail-  
ures are transitory, so this bit may read clear even though the condition is occurring frequently.  
Address: 8h (20h byte)  
Type: Read-only. All bits reset to 0, unless otherwise specified.  
Format: Refer to the following table.  
Field (Bits)  
Description  
ACK_LIVE_FAIL  
(31:28)  
Bit 31 corresponds to port 3, bit 30 corresponds to port 2, bit 29 corresponds to port 1  
and bit 28 corresponds to port 0 as follows:  
1
No ACK, MNACK, or ONACK was received on the same cell time that a  
unicast cell was sent. This indicates that the end-to-end path may be bad.  
Normal operation.  
0
Refer to “Unacknowledged Cell Detection” on page 48, “Liveness of Backpressure Sig-  
nal” on page 48, “BP_ACK Remote Failure Detection” on page 50, and to Table 2 on  
page 50 for more information about the ACK_LIVE_FAIL interrupt.  
UT_SOC_FAIL  
(27)  
1
0
Failure was detected on the RATM_SOC signal.  
Normal operation.  
UT_CLK_FAIL  
(26)  
1
0
Failure was detected on the UTOPIA clock (ATM_CLK).  
Normal operation.  
SF_CLK_FAIL  
(25)  
1
0
Failure was detected on the switch fabric clock (SE_CLK).  
Normal operation.  
RX_UTOP_HEC_FAIL  
(24)  
1
0
The last HEC on the receive UTOPIA interface was bad.  
The last HEC on the receive UTOPIA interface was good.  
RX_DRAM_PARITY_FAIL  
(23)  
1
0
The last parity check on the RX_DRAM was bad.  
The last parity check on the RX_DRAM was good.  
TX_DRAM_PARITY_FAIL  
(22)  
1
0
The last parity check on the TX_DRAM was bad.  
The last parity check on the TX_DRAM was good.  
AL_RAM_PARITY_FAIL  
(21)  
1
0
The last parity check on the AL_RAM was bad.  
The last parity check on the AL_RAM was good.  
CH_RAM_PARITY_FAIL  
(20)  
1
0
The last parity check on the CH_RAM was bad.  
The last parity check on the CH_RAM was good.  
TX_PARITY_FAIL  
(19:16)  
Bit 19 corresponds to port 3, bit 18 corresponds to port 2, bit 17 corresponds to port 1  
and bit 16 corresponds to port 0 as follows:  
1
The transmit parity calculated over the first 12 nibbles of the cell header  
coming into the QRT on SE_D_IN#(3:0) was bad during the last valid cell  
time.  
0
1
The transmit parity was good during the last valid cell time.  
BP_IGNORED  
(15)  
The backpressure was ignored during the last cell time, because a cell was  
received in violation of the backpressure that had been given.  
The backpressure was not ignored during the last cell time.  
0
111  
 
 
 
 
 
 
 
 
 
 
 
 复制成功!