欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第48页浏览型号PM7340的Datasheet PDF文件第49页浏览型号PM7340的Datasheet PDF文件第50页浏览型号PM7340的Datasheet PDF文件第51页浏览型号PM7340的Datasheet PDF文件第53页浏览型号PM7340的Datasheet PDF文件第54页浏览型号PM7340的Datasheet PDF文件第55页浏览型号PM7340的Datasheet PDF文件第56页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
9.7 General (5 signals)  
Pin Name  
Type Pin  
Function  
No.  
RSTB  
Input AA18  
The Reset Bar (RSTB) is an active low signal that  
provides an asynchronous S/UNI-IMA-8 reset.  
RSTB is a Schmitt-triggered input with an internal  
pull-up resistor.  
OE  
Input AB19  
Input Y7  
The Output Enable (OE) is an active high signal  
that allows all of the outputs of the device to operate  
in their functional state. When this signal is low, all  
outputs of the S/UNI-IMA-8 go to the high  
impedance state, with the exception of TDO.  
SYSCLK  
The System Clock (SYSCLK) signal is the master  
clock for the S/UNI-IMA-8 device. The core S/UNI-  
IMA-8 logic (including the SDRAM interface) is  
timed to this signal.  
External SDRAM devices share this clock and must  
have clocks aligned within 0.2ns skew of the clock  
seen by the S/UNI-IMA-8 device.  
This clock must be stable prior to deasserting RSTB  
0->1.  
REFCLK  
NC  
Input N2  
This clock is required and may operate at  
frequencies up to 33 MHz. In general, for T1, and  
E1 rate links, 20 MHz is sufficient. See 12.3.1.3 for  
details on selecting the proper frequency.  
M2 N1 No Connect. These balls are not connected to the  
N3 P4  
P1 L4  
B2 A1  
die.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
35  
 复制成功!