欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第321页浏览型号PM7340的Datasheet PDF文件第322页浏览型号PM7340的Datasheet PDF文件第323页浏览型号PM7340的Datasheet PDF文件第324页浏览型号PM7340的Datasheet PDF文件第326页浏览型号PM7340的Datasheet PDF文件第327页浏览型号PM7340的Datasheet PDF文件第328页浏览型号PM7340的Datasheet PDF文件第329页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
Symbol  
Description  
Min  
Max  
Units  
Th  
Tp  
Tz  
Input Hold time to SYSCLK  
0
1
1
1
SYSCLK High to Output Valid  
SYSCLK High to Output High-Impedance  
SYSCLK High to Output Driven  
10  
10  
Ns  
Ns  
ns  
Tzb  
Maximum output propagation delays are measured with a 20pF load on the  
outputs.  
Minimum output propagation delays are measured with a 0 pF load on the  
outputs.  
Table 45  
Symbol  
Any-PHY/UTOPIA Transmit Interface  
Description  
Min  
Max Units  
f
TCLK Frequency  
TCLK Duty Cycle  
52  
CLK  
D
40  
60  
%
CLK  
Ts  
Ts  
Th  
Tp  
Tz  
Tzb  
Input Set-up time to TCLK (except TCSB) 4  
Ns  
Ns  
Ns  
Ns  
Ns  
Ns  
Input Set-up time to TCLK ( TCSB only)  
Input Hold time to TCLK  
6
0
1
1
1
TCLK High to Output Valid  
12  
12  
TCLK High to Output High-Impedance  
TCLK High to Output Driven  
Maximum output propagation delays are measured with an 50pF load on the  
outputs.  
Minimum output propagation delays are measured with a 0 pF load on the  
outputs.  
Table 46  
Symbol  
Any-PHY/UTOPIA Receive Interface  
Description  
Min  
Max Units  
52 MHz  
f
RCLK Frequency  
CLK  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
308  
 复制成功!