欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第316页浏览型号PM7340的Datasheet PDF文件第317页浏览型号PM7340的Datasheet PDF文件第318页浏览型号PM7340的Datasheet PDF文件第319页浏览型号PM7340的Datasheet PDF文件第321页浏览型号PM7340的Datasheet PDF文件第322页浏览型号PM7340的Datasheet PDF文件第323页浏览型号PM7340的Datasheet PDF文件第324页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
16  
A.C. TIMING CHARACTERISTICS  
(TA = -40°C to +85°C, VDD = 3.3 V ± 8%)  
Notes on Input Timing:  
1. When a set-up time is specified between an input and a clock, the set-up time is  
measured from the 50% point of the input to the 50% point of the clock.  
2. When a hold time is specified between a clock and an input, the hold time is  
measured from the 50% point of the clock to the 50% point of the input.  
Notes on Output Timing:  
1. Output timing is measured between the 50% point of the clock to the 50% point of  
the output.  
16.1 MICROPROCESSOR INTERFACE TIMING CHARACTERISTICS  
Table 40  
Symbol  
Microprocessor Interface Read Access  
Parameter  
Min  
Max  
Units  
ns  
Address to Valid Read Set-up Time  
Address to Valid Read Hold Time  
Address to Latch Set-up Time  
Address to Latch Hold Time  
Valid Latch Pulse Width  
Latch to Read Set-up  
5
tSAR  
tHAR  
tSALR  
tHALR  
tVL  
5
ns  
5
ns  
5
ns  
20  
0
ns  
ns  
tSLR  
tHLR  
tPRD  
Latch to Read Hold  
5
ns  
Valid Read to Valid Data Propagation  
Delay  
Valid Read Negated to Output  
Tristate  
30  
20  
ns  
ns  
tZRD  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
303  
 复制成功!