欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第300页浏览型号PM7340的Datasheet PDF文件第301页浏览型号PM7340的Datasheet PDF文件第302页浏览型号PM7340的Datasheet PDF文件第303页浏览型号PM7340的Datasheet PDF文件第305页浏览型号PM7340的Datasheet PDF文件第306页浏览型号PM7340的Datasheet PDF文件第307页浏览型号PM7340的Datasheet PDF文件第308页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
setting the PROV bit in the corresponding word of the receive channel provision  
RAM in the RCAS block to low.  
Figure 26  
- Channelized T1 Receive Link Timing  
RSCLK[n]  
RSDATA[n]  
B7 B8 F B1 B2 B3 B4 B5 B6 B7 B8 B1 B2 B3  
TS 24 TS 1 TS 2  
The timing relationship of the receive clock (RSCLK[n]) and data (RSDATA[n])  
signals of a channelized E1 link is shown in Figure 27. The receive data stream is  
an E1 frame with a single framing byte (F1 to F8 in Figure 27) followed by octet  
bound time-slots 1 to 31. RSCLK[n] is held quiescent during the framing byte.  
The RSDATA[n] data bit (B1 of TS1) clocked in by the first rising edge of  
RSCLK[n] after the framing byte is the most significant bit of time-slot 1. The  
RSDATA[n] bit (B8 of TS31) clocked in by the last rising edge of RSCLK[n] before  
the framing byte is the least significant bit of time-slot 31. In Figure 27, the  
quiescent period is shown to be a low level on RSCLK[n]. A high level, effected  
by extending the high phase of bit B8 of time-slot TS31, is equally acceptable. In  
channelized E1 mode, RSCLK[n] can only be gapped during the framing byte. It  
must be active continuously at 2.048 MHz during all time-slot bits. Time-slots can  
be ignored by setting the PROV bit in the corresponding word of the receive  
channel provision RAM in the RCAS block to low.  
Figure 27  
- Channelized E1 Receive Link Timing  
RSCLK[n]  
B8  
B1 B2 B3 B4 B5 B6 B7 B8 B1 B2 B3 B4  
B6 B7  
TS 31  
F1 F2 F3 F4 F5 F6 F7 F8  
FAS / NFAS  
RSDATA[n]  
TS 1  
TS 2  
13.2 Transmit Link Output Timing  
The timing relationship of the transmit clock (TSCLK[n]) and data (TSDATA[n])  
signals of a unchannelized link is shown in Figure 28. The transmit data is viewed  
as a contiguous serial stream. There is no concept of time-slots in an  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
287