RELEASED
PM73123 AAL1GATOR-8
DATASHEET
PMC-2000097
ISSUE 2
8 LINK CES/DBCES AAL1 SAR
11.6 Interrupt and Status Registers
These registers indicate the current status of the device and any conditions
that might require processor attention.
Table 24 Interrupt and Status Registers Memory Map
Address
Register Description
Master Interrupt Register
Register Mnemonic
0x81000
0x81010
0x81020
0x81030
0x81040
0x81100
0x81110
0x81140
0x81150
MSTR_INTR_REG
A1SP_INTR_REG
A1SP_STAT_REG
A1SP_TIDLE_FIFO
A1SP_RSTAT_FIFO
MSTR_INTR_REG
A1SP_INTR_EN
A1SP Interrupt Register
A1SP Status Register
A1SP Transmit Idle State FIFO
A1SP Receive Status FIFO
Master Interrupt Enable Register
A1SP Interrupt Enable Register
A1SP Receive Status FIFO Enable Register
A1SP Receive Queue Error Enable
A1SP_RSTAT_EN
A1SP_RCV_Q_ERR_EN
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL
258