欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73121-RI 参数 Datasheet PDF下载

PM73121-RI图片预览
型号: PM73121-RI
PDF下载: 下载PDF文件 查看货源
内容描述: AAL1分段重组处理器 [AAL1 Segmentation And Reassembly Processor]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 223 页 / 2148 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73121-RI的Datasheet PDF文件第88页浏览型号PM73121-RI的Datasheet PDF文件第89页浏览型号PM73121-RI的Datasheet PDF文件第90页浏览型号PM73121-RI的Datasheet PDF文件第91页浏览型号PM73121-RI的Datasheet PDF文件第93页浏览型号PM73121-RI的Datasheet PDF文件第94页浏览型号PM73121-RI的Datasheet PDF文件第95页浏览型号PM73121-RI的Datasheet PDF文件第96页  
PM73121AAL1gator II  
Data Sheet  
PMC-Sierra, Inc.  
PMC-980620  
,VVXHꢀꢁ  
AAL1 SAR Processor  
To operate at the specified maximum SYS_CLK rate of 38.88 MHz, the external buffers must be  
of the Fast CMOS TTL (FCT) or Fast (F) family, or of comparable speed. These outputs must be  
supplied directly to the external devices and no buffering of the signals is allowed. Refer to Figure  
108 on page 195 for an example of how to interface memory to the AAL1gator II. Also refer to  
Table 26 on page 195 for recommended timing parameters.  
The microprocessor accesses the device by means of the /PROC_CS, /PROC_RD, and /PROC_  
WR lines. To perform a write cycle, the /PROC_CS and /PROC_WR lines are asserted. The  
AAL1gator II then enables the address and data lines at the proper moments and, when complete,  
the device signals the microprocessor with the /PROC_ACK line. To perform a read, the micro-  
processor asserts /PROC_CS and /PROC_RD and waits for /PROC_ACK before reading the data.  
To prevent the microprocessor from obtaining too many memory cycles and interfering with nor-  
mal AAL1gator II activity, a holdoff circuit is used. This circuit denies the microprocessor an  
additional access until 20 SYS_CLK cycles have expired since the last microprocessor access.  
The HOLDOFF output is asserted whenever this denial period is in effect. The microprocessor  
can poll this output to determine when it will be allowed an access that is not subjected to HOLD-  
OFF. See timing diagrams starting with Figure 55 on page 92. Refer to section 8 “Application  
Notes” starting on page 168 for a block diagram of the interface.  
3.9 Configuration  
To transfer TDM data into cells or to transfer cells into TDM data, the PM73121 and each line  
needs to be configured, and the queues need to be configured and added to determine how the data  
should be mapped.  
To configure the AAL1gator II and each line, initialize the COMP_LIN_REG and the LIN_STR_  
MODE register for each line. To have these values take affect, the CMD_ATTN bit must be set  
and the SW_RESET bit in the CMDREG must be cleared. Since no queues are defined at this  
time, all timeslots in the R_CH_TD_QUEUE_TBL should be initialized to play out conditioned  
data and the R_COND_DATA field for each timeslot should be initialized to the desired play out  
value. If signaling is used, then R_COND_SIG should also be initialized.  
Once the line is configured, queues can be added as described in section 7.11 “Activating a New  
Queue on an Active Line” on page 167.  
ꢆꢄ  
 复制成功!