欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5380-BI 参数 Datasheet PDF下载

PM5380-BI图片预览
型号: PM5380-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 440 页 / 2124 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5380-BI的Datasheet PDF文件第85页浏览型号PM5380-BI的Datasheet PDF文件第86页浏览型号PM5380-BI的Datasheet PDF文件第87页浏览型号PM5380-BI的Datasheet PDF文件第88页浏览型号PM5380-BI的Datasheet PDF文件第90页浏览型号PM5380-BI的Datasheet PDF文件第91页浏览型号PM5380-BI的Datasheet PDF文件第92页浏览型号PM5380-BI的Datasheet PDF文件第93页  
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet  
Released  
10.16 WAN Synchronization Controller (WANS)  
The WANS provides hardware support to implement a local clock reference compliant to  
SONET/SDH Stratum 3 clock specifications (GR-253-CORE & GR-1244-CORE) in wander  
transfer, long term and holdover stability. The WANS block is intended to be used in  
conjunction with an external processor, digital to analog converter (DAC), analog circuitry and  
voltage control crystal oscillator (VCXO).  
In general, WANS block implements the phase detector of a phase lock loop structure which  
relies on an external processor and a VCXO to produce the Stratum 3 clock as shown in Figure  
10. The WANS performs a digital phase comparison between the recovered receive clock  
(receive line rate clock from a clock recovery unit) and the reference clock used to generate the  
transmit stream for all channels (REFCLK+/- supplied by the VCXO).  
Figure 10 WANS PLL Block Diagram  
External  
VCXO  
TCLK  
TXD+/-  
CSU  
PISO  
DAC  
SONET/SDH  
Transmit Stream  
WANS  
(Phase  
REFCLK+/-  
Filtering/  
Correction  
(Software)  
Microprocessor Interface  
Detector)  
RCLK  
RXD+/-  
CRU  
SIPO  
SONET/SDH  
Recieve Stream  
The software running on the external processor is responsible for performing: digital loop  
filtering, temperature compensation, VCXO linearity compensation; determining the validity of  
the timing reference; and performing reference switchover. The VCXO creates the 77.76 MHz  
Stratum 3 reference clock which the CSU will synthesize to the desired 155.52 MHz transmit  
clock.  
Thus, the WANS PLL structure can phase lock the SONET/SDH transmit serial stream to the  
SONET/SDH receive serial stream. With appropriate software filtering and compensation, the  
device may meet SONET/SDH Stratum 3 clock specifications (GR-253-CORE & GR-1244-  
CORE) in wander transfer, long term and holdover stability.  
A description of the functionality supplied by the WANS block is given below.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC- 2010299, Issue 2  
89  
 复制成功!