欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4328-PI 参数 Datasheet PDF下载

PM4328-PI图片预览
型号: PM4328-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度T1 / E1成帧器,集成M13多路复用器 [HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER]
分类和应用: 复用器数字传输控制器电信集成电路电信电路异步传输模式ATM
文件页数/大小: 250 页 / 1399 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4328-PI的Datasheet PDF文件第38页浏览型号PM4328-PI的Datasheet PDF文件第39页浏览型号PM4328-PI的Datasheet PDF文件第40页浏览型号PM4328-PI的Datasheet PDF文件第41页浏览型号PM4328-PI的Datasheet PDF文件第43页浏览型号PM4328-PI的Datasheet PDF文件第44页浏览型号PM4328-PI的Datasheet PDF文件第45页浏览型号PM4328-PI的Datasheet PDF文件第46页  
STANDARD PRODUCT  
PM4328 TECT3  
DATASHEET  
PMC-2011596  
ISSUE 1  
HIGH DENSITY T1/E1 FRAMER  
AND M13 MULTIPLEXER  
Pin Name  
Type Pin Function  
No.  
the RSCLKR bit in the DS3 Master Unchannelized  
Interface Options register. By default RDATO will be  
updated on the falling edge of RGAPCLK or RSCLK.  
This signal shares a signal pin with ID[1] and MVID[1].  
This signal will be RDATO only when enabled for  
unchannelized DS3 operation.  
RFPO/RMFPO  
Output AB5  
Framer Receive Frame Pulse/Multi-frame Pulse  
(RFPO/RMFPO). RFPO/RMFPO is valid when the  
TECT3 is configured to be in framer only mode by  
setting the OPMODE[1:0] bits in the Global  
Configuration register.  
RFPO is aligned to RDATO and indicates the position  
of the first bit in each DS3 M-subframe.  
RMFPO is aligned to RDATO and indicates the  
position of the first bit in each DS3 M-frame. This is  
selected by setting the RXMFPO bit in the Master  
Framer Configuration Registers.  
RFPO/RMFPO is updated on either the falling or rising  
edge of RSCLK depending on the setting of the  
RSCLKR bit in the DS3 Master Unchannelized  
Interface Options register.  
This signal shares a signal pin with IFP[1]. When  
enabled for unchannelized DS3 operation this signal  
will be RFPO/RMFPO, otherwise it will be IFP[1].  
ROVRHD  
Output Y6  
Framer Receive Overhead (ROVRHD). ROVRHD is  
valid when the TECT3 is configured as a DS3 framer  
by setting the OPMODE[1:0] bits in the Global  
Configuration register.  
ROVRHD will be high whenever the data on RDATO  
corresponds to an overhead bit position. ROVRHD is  
updated on the either the falling or rising edge of  
RSCLK depending on the setting of the RSCLKR bit in  
the DS3 Master Unchannelized Interface Options  
register.  
This signal shares a signal pin with ID[2] and  
CASID[1]. This signal will be ROVRHD only when  
enabled for unchannelized DS3 operation.  
PROPRIETARY AND CONFIDENTIAL  
29  
 复制成功!