欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4328-PI 参数 Datasheet PDF下载

PM4328-PI图片预览
型号: PM4328-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度T1 / E1成帧器,集成M13多路复用器 [HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER]
分类和应用: 复用器数字传输控制器电信集成电路电信电路异步传输模式ATM
文件页数/大小: 250 页 / 1399 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4328-PI的Datasheet PDF文件第16页浏览型号PM4328-PI的Datasheet PDF文件第17页浏览型号PM4328-PI的Datasheet PDF文件第18页浏览型号PM4328-PI的Datasheet PDF文件第19页浏览型号PM4328-PI的Datasheet PDF文件第21页浏览型号PM4328-PI的Datasheet PDF文件第22页浏览型号PM4328-PI的Datasheet PDF文件第23页浏览型号PM4328-PI的Datasheet PDF文件第24页  
STANDARD PRODUCT  
PM4328 TECT3  
DATASHEET  
PMC-2011596  
ISSUE 1  
HIGH DENSITY T1/E1 FRAMER  
AND M13 MULTIPLEXER  
Sꢀ Detects and validates bit-oriented codes in the C-bit parity far end alarm and  
control channel.  
Sꢀ Terminates the C-bit parity path maintenance data link with an integral HDLC  
receiver having a 128-byte deep FIFO buffer with programmable interrupt  
threshold. Supports polled or interrupt-driven operation. Selectable none,  
one or two address match detection on first byte of received packet.  
32  
Sꢀ Programmable pseudo-random test-sequence detection–(up to 2 -1 bit  
length patterns conforming to ITU-T O.151 standards) and analysis features.  
DS3 Transmit Section:  
Sꢀ Provides the overhead bit insertion for a DS3 stream.  
Sꢀ Provides a bit serial clock and data interface, and allows the M-frame  
boundary and/or the overhead bit positions to be located via an external  
interface  
Sꢀ Provides B3ZS encoding.  
Sꢀ Generates an B3Zs encoded 100… repeating pattern to aid in pulse mask  
testing.  
Sꢀ Inserts far end receive failure (FERF), the DS3 alarm indication signal (AIS)  
and the idle signal when enabled by internal register bits.  
Sꢀ Provides optional automatic insertion of far end receive failure (FERF) on  
detection of loss of signal (LOS), out of frame (OOF), alarm indication signal  
(AIS) or red alarm condition.  
Sꢀ Provides diagnostic features to allow the generation of line code violation  
error events, parity error events, framing bit error events, and when enabled  
for the C-bit parity application, C-bit parity error events, and far end block  
error (FEBE) events.  
Sꢀ Supports insertion of bit-oriented codes in the C-bit parity far end alarm and  
control channel.  
Sꢀ Optionally inserts the C-bit parity path maintenance data link with an integral  
HDLC transmitter. Supports polled and interrupt-driven operation.  
Sꢀ Provides programmable pseudo-random test sequence generation (up to  
32  
2 -1 bit length sequences conforming to ITU-T O.151 standards) or any  
PROPRIETARY AND CONFIDENTIAL  
7
 复制成功!