欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEX8532-BB25BI 参数 Datasheet PDF下载

PEX8532-BB25BI图片预览
型号: PEX8532-BB25BI
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PBGA680, 35 X 35 MM, 2.23 MM HEIGHT, 1 MM PITCH, BGA-680]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 512 页 / 4374 K
品牌: PLX [ PLX TECHNOLOGY ]
 浏览型号PEX8532-BB25BI的Datasheet PDF文件第202页浏览型号PEX8532-BB25BI的Datasheet PDF文件第203页浏览型号PEX8532-BB25BI的Datasheet PDF文件第204页浏览型号PEX8532-BB25BI的Datasheet PDF文件第205页浏览型号PEX8532-BB25BI的Datasheet PDF文件第207页浏览型号PEX8532-BB25BI的Datasheet PDF文件第208页浏览型号PEX8532-BB25BI的Datasheet PDF文件第209页浏览型号PEX8532-BB25BI的Datasheet PDF文件第210页  
PEX 8532 Transparent Mode Port Registers  
PLX Technology, Inc.  
Notes: Register offset 80h is used only for downstream ports.  
If the Power Indicator Present and/or Attention Indicator Present bits (offset 7Ch[4:3]) are set, writes to the  
Slot Control register (offset 80h[15:0]) cause the downstream port to send the appropriate Power_Indicator_*  
and Attention_Indicator_* messages (On/Blink/Off) to the downstream device, unless the Power Indicator  
Control and Attention Indicator Control field (offset 80h[9:8 and 7:6], respectively) values that are written  
are the reserved value 00b. Writing 00b to each of these fields is ignored (the stored value is not changed and  
the Hot Plug message is not sent). Therefore, when writing to this register, the value written to both fields  
should be 00b unless the purpose of the Write command is to change the state of the port’s HP_ATNLEDx#  
or HP_PWRLEDx# Output signals, in which case Byte Writes can be used to target only one of the two  
Control fields.  
Register 11-29. 80h Slot Status and Control (All Ports)  
Serial  
Bit(s)  
Description  
Ports  
Slot Control  
Type  
Default  
EEPROM  
Attention Button Pressed Enable  
Upstream  
RO  
No  
0
Not valid for the upstream port.  
0 = Function is disabled  
1 = Enables software notification with a Hot Plug  
interrupt if the port is in the D0 Power State  
(Power Management Status and Control register  
Power State field, offset 44h[1:0]=00b), or with  
a PME message if the port is in the D3hot state  
(offset 44h[1:0]=11b), for an Attention Button  
Pressed event on the corresponding PEX 8532  
downstream port.  
0
Downstream  
RW  
Yes  
0
Power Fault Detector Enable  
Upstream  
RO  
No  
0
0
Not valid for the upstream port.  
0 = Function is disabled  
1 = Enables software notification with a Hot Plug  
interrupt if the port is in the D0 Power State  
(Power Management Status and Control register  
Power State field, offset 44h[1:0]=00b), or with  
a PME message if the port is in the D3hot state  
(offset 44h[1:0]=11b), for a Power Fault event on  
the corresponding PEX 8532 downstream port.  
1
Downstream  
RW  
Yes  
184  
ExpressLane PEX 8532AA/BA/BB/BC 8-Port/32-Lane Versatile PCI Express Switch Data Book  
Copyright © 2007 by PLX Technology, Inc. All Rights Reserved – Version 1.6  
 复制成功!