欢迎访问ic37.com |
会员登录 免费注册
发布采购

SAA7114H 参数 Datasheet PDF下载

SAA7114H图片预览
型号: SAA7114H
PDF下载: 下载PDF文件 查看货源
内容描述: PAL / NTSC / SECAM视频解码器具有自适应PAL / NTSC梳状滤波器, VBI数据限幅器和高性能的定标器 [PAL/NTSC/SECAM video decoder with adaptive PAL/NTSC combfilter, VBI-data slicer and high performance scaler]
分类和应用: 解码器转换器色度信号转换器消费电路商用集成电路
文件页数/大小: 140 页 / 549 K
品牌: NXP [ NXP ]
 浏览型号SAA7114H的Datasheet PDF文件第80页浏览型号SAA7114H的Datasheet PDF文件第81页浏览型号SAA7114H的Datasheet PDF文件第82页浏览型号SAA7114H的Datasheet PDF文件第83页浏览型号SAA7114H的Datasheet PDF文件第85页浏览型号SAA7114H的Datasheet PDF文件第86页浏览型号SAA7114H的Datasheet PDF文件第87页浏览型号SAA7114H的Datasheet PDF文件第88页  
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in  
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in  
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...  
SUB  
REGISTER FUNCTION  
ADDR.  
(HEX)  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
(1)  
Header and data identification  
(DID) code control  
5D  
FVREF  
DID5  
DID4  
DID3  
DID2  
DID1  
DID0  
(1)  
(1)  
Sliced data identification (SDID)  
code  
5E  
SDID5  
SDID4  
SDID3  
SDID2  
SDID1  
SDID0  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
Reserved  
5F  
60  
Slicer status byte 0 (read only)  
Slicer status byte 1 (read only)  
Slicer status byte 2 (read only)  
Reserved  
FC8V  
FC7V  
VPSV  
LN8  
PPV  
LN7  
CCV  
LN6  
61  
F21_N  
LN5  
LN4  
62  
LN3  
(1)  
LN2  
(1)  
LN1  
(1)  
LN0  
(1)  
DT3  
(1)  
DT2  
(1)  
DT1  
(1)  
DT0  
(1)  
63 to 7F  
X-port, I-port and the scaler part: registers 80H to EFH  
TASK INDEPENDENT GLOBAL SETTINGS: 80H TO 8FH  
(1)  
Global control 1  
Reserved  
80  
SMOD  
(1)  
TEB  
(1)  
TEA  
(1)  
ICKS3  
(1)  
ICKS2  
(1)  
ICKS1  
(1)  
ICKS0  
(1)  
(1)  
81 and  
82  
(1)  
(1)  
(1)  
X-port I/O enable and output  
clock phase control  
83  
XPCK1  
XPCK0  
XRQT  
XPE1  
XPE0  
I-port signal definitions  
I-port signal polarities  
84  
85  
86  
IDG01  
ISWP1  
VITX1  
IDG00  
ISWP0  
VITX0  
IDG11  
ILLV  
IDG10  
IG0P  
IDV1  
IG1P  
FFL1  
IDV0  
IRVP  
FFL0  
IDH1  
IRHP  
FEL1  
IDH0  
IDQP  
FEL0  
I-port FIFO flag control and  
arbitration  
IDG02  
IDG12  
(1)  
(1)  
I-port I/O enable, output clock  
and gated clock phase control  
87  
IPCK3  
IPCK2  
IPCK1  
IPCK0  
IPE1  
IPE0  
(1)  
(1)  
Power save control  
Reserved  
88  
89 to 8E  
8F  
CH4EN  
CH2EN  
SWRST  
DPROG  
SLM3  
(1)  
SLM1  
(1)  
SLM0  
(1)  
(1)  
(1)  
(1)  
(1)  
Status information scaler part  
XTRI  
ITRI  
FFIL  
FFOV  
PRDON  
ERR_OF  
FIDSCI  
FIDSCO  
TASK A DEFINITION: REGISTERS 90H TO BFH  
Basic settings and acquisition window definition  
Task handling control  
90  
91  
92  
CONLH  
CONLV  
XFDV  
OFIDC  
HLDFV  
XFDH  
FSKP2  
SCSRC1  
XDV1  
FSKP1  
SCSRC0  
XDV0  
FSKP0  
SCRQE  
XCODE  
RPTSK  
FSC2  
XDH  
STRC1  
FSC1  
XDQ  
STRC0  
FSC0  
X-port formats and configuration  
X-port input reference signal  
definition  
XCKS  
 复制成功!