xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
SCL
SDA
1
2
3
4
5
6
7
8
9
P0x
P1x
P0x
P1x
S
0
1
0
0
A2 A1 A0
1
A
DATA 00
A
DATA 10
A
DATA 03
A
DATA 12
1
P
START condition
R/W
acknowledge
from master
acknowledge
from master
acknowledge
from master
no acknowledge
from master
acknowledge
from slave
read from port 0
t
t
su(D)
h(D)
data into port 0
read from port 1
DATA 00
DATA 01
DATA 02
DATA 03
t
h(D)
t
su(D)
data into port 1
INT
DATA 10
DATA 11
DATA 12
002aab811
t
t
d(rst)
v(D)
Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).
Fig 16. Read input port register, scenario 2
NXP [ NXP ]
