欢迎访问ic37.com |
会员登录 免费注册
发布采购

P87C552SBAA 参数 Datasheet PDF下载

P87C552SBAA图片预览
型号: P87C552SBAA
PDF下载: 下载PDF文件 查看货源
内容描述: 80C51的8位微控制器8K / 256 OTP , 8通道10位A / D , I2C , PWM ,捕获/比较,高I / O,低电压2.7V.5.5V ,低功耗 [80C51 8-bit microcontroller 8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, low voltage 2.7V.5.5V, low power]
分类和应用: 微控制器和处理器外围集成电路可编程只读存储器时钟
文件页数/大小: 74 页 / 370 K
品牌: NXP [ NXP ]
 浏览型号P87C552SBAA的Datasheet PDF文件第63页浏览型号P87C552SBAA的Datasheet PDF文件第64页浏览型号P87C552SBAA的Datasheet PDF文件第65页浏览型号P87C552SBAA的Datasheet PDF文件第66页浏览型号P87C552SBAA的Datasheet PDF文件第68页浏览型号P87C552SBAA的Datasheet PDF文件第69页浏览型号P87C552SBAA的Datasheet PDF文件第70页浏览型号P87C552SBAA的Datasheet PDF文件第71页  
Philips Semiconductors  
Preliminary specification  
80C51 8-bit microcontroller  
8K/256 OTP, 8 channel 10 bit A/D, I2C, PWM,  
capture/compare, high I/O, low voltage (2.7V–5.5V), low power  
P87C552  
EXPLANATION OF THE AC SYMBOLS  
Each timing symbol has five characters. The first character is always  
Q – Output data  
R – RD signal  
‘t’ (= time). The other characters, depending on their positions,  
indicate the name of a signal or the logical status of that signal. The  
t – Time  
designations are:  
A – Address  
V – Valid  
W – WR signal  
C – Clock  
D – Input data  
H – Logic level high  
X – No longer a valid logic level  
Z – Float  
Examples: t  
= Time for address valid to ALE low.  
AVLL  
LLPL  
I
– Instruction (program memory contents)  
t
= Time for ALE low to PSEN low.  
L – Logic level low, or ALE  
P – PSEN  
t
LHLL  
ALE  
t
t
LLPL  
AVLL  
t
PLPH  
t
LLIV  
t
PLIV  
PSEN  
t
LLAX  
t
PXIZ  
t
PLAZ  
t
PXIX  
A0–A7  
INSTR IN  
A0–A7  
PORT 0  
PORT 2  
t
AVIV  
A0–A15  
A8–A15  
SU00006  
Figure 48. External Program Memory Read Cycle  
ALE  
PSEN  
RD  
t
WHLH  
t
LLDV  
t
t
LLWL  
RLRH  
t
RHDZ  
t
LLAX  
t
t
RLDV  
AVLL  
t
RLAZ  
t
RHDX  
A0–A7  
FROM RI OR DPL  
PORT 0  
PORT 2  
DATA IN  
A0–A7 FROM PCL  
INSTR IN  
t
AVWL  
t
AVDV  
P2.0–P2.7 OR A8–A15 FROM DPH  
A0–A15 FROM PCH  
SU00007  
Figure 49. External Data Memory Read Cycle  
67  
1999 Mar 30  
 复制成功!