欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISP1362BD 参数 Datasheet PDF下载

ISP1362BD图片预览
型号: ISP1362BD
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片通用串行总线- The-Go的控制器 [Single-chip Universal Serial Bus On-The-Go controller]
分类和应用: 控制器
文件页数/大小: 150 页 / 621 K
品牌: NXP [ NXP ]
 浏览型号ISP1362BD的Datasheet PDF文件第11页浏览型号ISP1362BD的Datasheet PDF文件第12页浏览型号ISP1362BD的Datasheet PDF文件第13页浏览型号ISP1362BD的Datasheet PDF文件第14页浏览型号ISP1362BD的Datasheet PDF文件第16页浏览型号ISP1362BD的Datasheet PDF文件第17页浏览型号ISP1362BD的Datasheet PDF文件第18页浏览型号ISP1362BD的Datasheet PDF文件第19页  
ISP1362  
Single-chip USB OTG controller  
Philips Semiconductors  
9.1 Memory organization  
The buffer memory in the HC uses a multicongurable direct addressing architecture.  
The 4096 bytes HC buffer memory is shared by the ISTL0, ISTL1, INTL and ATL  
buffers. ISTL0 and ISTL1 are used for isochronous trafc (double buffer), INTL is  
used for interrupt trafc, and ATL is used for control and bulk trafc.  
The allocation of the buffer memory follows the sequence ISTL0, ISTL1, INTL, ATL  
and unused memory. For example, consider that the buffer sizes of the ISTL, INTL  
and ATL buffers are 1024 bytes, 1024 bytes and 1024 bytes, respectively. Then,  
ISTL0 will start from memory location 0, ISTL1 will start from memory location 1024  
(size of ISTL0), INTL will start from memory location 2048 (size of ISTL0 + size of  
ISTL1) and ATL will start from memory location 3072 (size of ISTL0 + size of  
ISTL1 + size of INTL).  
The HCD has the responsibility to ensure that the sum of the four memory buffers  
does not exceed the total memory size. If this condition is violated, it will lead to data  
corruption. The buffer size must be a multiple of two bytes (one word).  
The buffer memory of the DC follows a similar architecture. Details on the DC  
memory area allocation can be found in Section 13.3. Note that the DC buffer  
memory does not support the direct addressing mode.  
9.1.1 Memory organization for the HC  
The HC in the ISP1362 has a total of 4096 bytes of buffer memory. This buffer area is  
divided into four parts (see Table 4 and Figure 4):  
Table 4:  
Buffer memory areas and their applications  
Buffer memory area  
ISTL0 and ISTL1  
INTL  
Application  
isochronous transfer (double buffering)  
interrupt transfer  
ATL  
control and bulk transfer  
The ISTL0 and ISTL1 buffers must have the same size. Memory is allocated by  
the HC according to the value set by the HCD in HcISTLBufferSize,  
HcINTLBufferSize and HcATLBufferSize. All buffer sizes must be multiples of two  
bytes (one word).  
9397 750 12337  
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.  
Product data  
Rev. 03 06 January 2004  
15 of 150