欢迎访问ic37.com |
会员登录 免费注册
发布采购

PFS122-1J16A 参数 Datasheet PDF下载

PFS122-1J16A图片预览
型号: PFS122-1J16A
PDF下载: 下载PDF文件 查看货源
内容描述: [8bit MTP Type MCU with 12-bit R-Type ADC]
分类和应用:
文件页数/大小: 93 页 / 1946 K
品牌: PADAUK [ PADAUK Technology ]
 浏览型号PFS122-1J16A的Datasheet PDF文件第52页浏览型号PFS122-1J16A的Datasheet PDF文件第53页浏览型号PFS122-1J16A的Datasheet PDF文件第54页浏览型号PFS122-1J16A的Datasheet PDF文件第55页浏览型号PFS122-1J16A的Datasheet PDF文件第57页浏览型号PFS122-1J16A的Datasheet PDF文件第58页浏览型号PFS122-1J16A的Datasheet PDF文件第59页浏览型号PFS122-1J16A的Datasheet PDF文件第60页  
PFS122  
8bit MTP MCU with 12-bit R-Type ADC  
5.11 IO Pins  
All the pins can be independently set into two states output or input by configuring the data registers (pa, pb),  
control registers (pac, pbc) and pull-high registers (paph, pbph) or pull-low registers (papl, pbpl). All these  
pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the  
pull-high / pull-low resistor is turned off automatically. If user wants to read the pin state, please notice that it  
should be set to input mode before reading the data port; if user reads the data port when it is set to output  
mode, the reading data comes from data register, NOT from IO pad. As an example, Table 6 shows the  
configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig.17.  
pa.0 pac.0 paph.0 papl.0  
Description  
X
X
X
X
0
0
0
0
0
1
1
0
1
0
1
X
X
0
0
1
1
X
X
Input without pull-high / pull-low resistor  
Input with pull-high resistor  
Input with pull-low resistor  
Input with pull-low / pull-high rseistor  
Output low without pull-high / pull-low resistor  
Output high without pull-high / pull-low resistor  
1
Table 6: PA0 Configuration Table  
Fig. 17: Hardware diagram of IO buffer  
PB4 and PB7 can adjust their drive and sink current by code option PB4_PB7_Drive.  
©Copyright 2020, PADAUK Technology Co. Ltd  
Page 56 of 93  
PDK-DS-PFS122-EN_V000-May 28, 2020  
 
 复制成功!