Test Diagrams
VON
IDn(OFF)
NC
A
Dn
VIN
VIN
ION
/OE
GND
/OE
GND
VS = 0 or VCC
GND
VS = 0 to VCC
Each switch port is tested separately.
RON = VON / ION
Figure 6.
On Resistance
Figure 7.
Off Leakage
HSD
VIN
IA(ON)
VOUT
CL*
R/L
RL
RS
GND
A
D+/R or
GND
V
sw
-
D
V/OE
GND
GND
RL, RS, and CL are functions of the application environment
(see tables for specific values).
VCNTRL= fn (VCC
)
*CL includes test fixture and stray capacitance.
Figure 8.
On Leakage
Figure 9.
AC Test Circuit Load
t
RISE= 1µs
tFALL= 1µs
tFALL = 2.5ns
tRISE = 2.5ns
VCC
VCC
Input – /OE
90%
/2
90%
90%
V
V
/2
CC
CC
Vth(max)
Vth(min)
Input -VCNTRL
10%
10%
GND
10%
10%
90%
GND
VOH
Output -VOUT
VOL
90%
VOH
Output – VOUT
90%
90%
tOFF
VCNTRL = fn (VCC
Figure 11. Turn-On / Turn-Off Waveforms
tON
VOL
tON
tOFF
)
Figure 10. Turn-On / Turn-Off Waveforms
© 2008 Fairchild Semiconductor Corporation
FSA2147 Rev. 1.0.1
www.fairchildsemi.com
7