欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9041A-01ACVWA 参数 Datasheet PDF下载

ML9041A-01ACVWA图片预览
型号: ML9041A-01ACVWA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dot Matrix LCD Driver, 17 X 100 Dots, CMOS, 10.62 X 2.55 MM, GOLD BUMP, DIE-189]
分类和应用:
文件页数/大小: 64 页 / 651 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9041A-01ACVWA的Datasheet PDF文件第28页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第29页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第30页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第31页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第33页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第34页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第35页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第36页  
PEDL9041A-02  
OKI Semiconductor  
ML9041A-xxA/xxB  
Serial Interface Mode  
In the Serial I/F Mode, the ML9041A interfaces with the CPU via the CS, SHT, SI and SO pins.  
Writing and reading operations are executed in units of 16 bits after the CS signal falls down. If the CS signal rises  
up before the completion of 16-bit unit access, this access is ignored.  
When the BF bit is “1”, the ML9041A cannot accept any other instructions. Before inputting a new instruction,  
check that the BF bit is “0”. Any access when the BF bit is “1” is ignored.  
Data format is LSB-first.  
Examples of Access in the Serial I/F Mode  
1) WRITE MODE  
CS  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
1
SHT  
BUSY  
(Internal operation)  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
1
1
1
1
1
RS0 RS1  
1
R/W  
SI  
SO  
2) READ MODE  
CS  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
1
SHT  
BUSY  
(Internal operation)  
1
1
1
1
1
RS0 RS1  
1
R/W  
SI  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
SO  
Note 1: Higher 5 bits of each instruction must be input at a “H” level.  
Note 2: Lower 8 bits are “don’t care” when the instructions in the READ MODE are set.  
Note 3: After one instruction is input, the next instruction must be input after the CS pin is pulled at a “H” level.  
32/64  
 复制成功!