欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9041A-01ACVWA 参数 Datasheet PDF下载

ML9041A-01ACVWA图片预览
型号: ML9041A-01ACVWA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dot Matrix LCD Driver, 17 X 100 Dots, CMOS, 10.62 X 2.55 MM, GOLD BUMP, DIE-189]
分类和应用:
文件页数/大小: 64 页 / 651 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9041A-01ACVWA的Datasheet PDF文件第26页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第27页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第28页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第29页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第31页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第32页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第33页浏览型号ML9041A-01ACVWA的Datasheet PDF文件第34页  
PEDL9041A-02  
OKI Semiconductor  
ML9041A-xxA/xxB  
I/F with CPU  
Parallel interface mode  
The ML9041A can transfer either 8 bits once or 4 bits twice on the data bus for interfacing with any 8-bit or 4-bit  
microcontroller (CPU).  
1) 8-bit interface data length  
The ML9041A uses all of the 8 data bus lines DB0 to DB7 at a time to transfer data to and from the CPU.  
2) 4-bit interface data length  
The ML9041A uses only the higher-order 4 data bus lines DB4 to DB7 twice to transfer 8-bit data to and from  
the CPU.  
The ML9041A first transfers the higher-order 4 bits of 8-bit data (DB4 to DB7 in the case of 8-bit interface data  
length) and then the lower-order 4 bits of the data (DB0 to DB3 in the case of 8-bit interface data length).  
The lower-order 4 bits of data should always be transferred even when only the transfer of the higher-order 4  
bits of data is required. (Example: Reading the Busy Flag)  
Two transfers of 4 bits of data complete the transfer of a set of 8-bit data. Therefore, when only one access is  
made, the following data transfer cannot be completed properly.  
30/64  
 复制成功!