欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML7033 参数 Datasheet PDF下载

ML7033图片预览
型号: ML7033
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道线路卡CODEC [Dual-Channel Line Card CODEC]
分类和应用:
文件页数/大小: 51 页 / 442 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML7033的Datasheet PDF文件第25页浏览型号ML7033的Datasheet PDF文件第26页浏览型号ML7033的Datasheet PDF文件第27页浏览型号ML7033的Datasheet PDF文件第28页浏览型号ML7033的Datasheet PDF文件第30页浏览型号ML7033的Datasheet PDF文件第31页浏览型号ML7033的Datasheet PDF文件第32页浏览型号ML7033的Datasheet PDF文件第33页  
FEDL7033-02  
ML7033  
1
Semiconductor  
CR3 (Time slot assignment control)  
B7  
TSAE  
0
B6  
TSAC  
0
B5  
TSA5  
0
B4  
TSA4  
0
B3  
TSA3  
0
B2  
TSA2  
0
B1  
TSA1  
0
B0  
TSA0  
0
CR3  
default  
* CR3 is a write only register.  
B7  
… Time slot assignment customization enable  
0 : Default time slot assignment 1 : Customized time slot assignment  
The default time slot assignment is CH1 for Slot 0 and CH2 for Slot 2.  
B6  
… Time slot assignment channel select 0 : CH1 1 : CH2  
This bit is used to specify the channel for which the accompanied TSAn  
(CR3-B5 to B0) bits are going to assign a time slot. Hence, when a customized time slot  
assignment is enabled, CR3 should be written twice; once for CH1 and another for CH2.  
B5 to B0  
… Assigned time slot select  
Each time slot consists of 8 BCLK cycles. The number of time slots available for time slot  
assignment depends upon the applied BCLK frequency, and can be calculated in the  
following equations;  
Number of time slots available for time slot assignment  
= (BCLK frequency)/(SYNC frequency)/8  
= (BCLK frequency)/64k  
For instance, when the BCLK frequency is 4096 kHz, time slots that can be assigned are  
from 0 (000000) to 63 (111111). The specification of a time slot beyond 63 is prohibited.  
Note that in 14-bit linear PCM (2’s complement) mode, specified when the LIN bit (CR0-  
B3) is set, only even numbered time slots (0, 2, 4, … 62) can be assigned.  
In any mode, the assigned time slot for a channel is common both for transmit and receive,  
and different time slots cannot be assigned for transmit and receive. When the TSAE bit  
(CR3-B7) is cleared, the time slot assignment specified by these bits is ignored, and the  
default time slots are assigned (CH1 for Time Slot 0 and CH2 for Time Slot 2). Figure 12  
shows an example of how CH1 is assigned for Time Slot 0 (000000) and CH2 is assigned  
for Time Slot 3 (000011) in 8-bit PCM mode.  
1
9
17  
25  
33  
BCLK  
XSYNC  
PCMOUT/  
PCMIN  
CH1 PCM DATA  
CH2 PCM DATA  
PCMOSY  
Slot 0  
Slot 1  
Slot 2  
Slot 3  
Figure 12 Example of Time Slot Assignment: CH1 = Slot 0, CH2 = Slot 3  
29/51  
 复制成功!