NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
10.4.4.5.5 SW3A/B external components
Table 75.ꢀSW3A/B external component requirements
Compone Description
Mode
nts
SW3A/B single
SW3A/B dual
phase
SW3A
independent
phase
SW3B
independent
[1]
CINSW3A
SW3A input capacitor
4.7 µF
4.7 µF
0.1 µF
4.7 µF
0.1 µF
[1]
CIN3AHF
SW3A decoupling input 0.1 µF
capacitor
[1]
[1]
CINSW3B
CIN3BHF
SW3B input capacitor
4.7 µF
4.7 µF
0.1 µF
4.7 µF
0.1 µF
SW3B decoupling input 0.1µF
capacitor
[1]
[1]
COSW3A
COSW3B
LSW3A
SW3A output capacitor 3 x 22 µF
2 x 22 µF
2 x 22 µF
1.0 µH
2 x 22 µF
2 x 22 µF
1.0 µH
SW3B output capacitor
SW3A inductor
—
1.0 µH
—
LSW3B
SW3B inductor
1.0 µH
1.0 µH
[1] Use X5R or X7R capacitors.
10.4.4.5.6 SW3A/B specifications
Table 76.ꢀSW3A/B electrical characteristics
All parameters are specified at TMIN to TMAX (see Table 4), VIN = VINSW3x = 3.6 V, VSW3x = 1.5 V, ISW3x = 100 mA,
SW3x_PWRSTG[2:0] = [111], typical external component values, fSW3x = 2.0 MHz, single/dual phase and independent
mode unless, otherwise noted. Typical values are characterized at VIN = VINSW3x = 3.6 V, VSW3x = 1.5 V, ISW3x = 100 mA,
SW3x_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.
Symbol
Parameter
Min
Typ
Max
Unit
Switch mode supply SW3A/B
[1]
VINSW3x
VSW3x
Operating input voltage
2.8
—
—
4.5
—
V
V
Nominal output voltage
Output voltage accuracy
Table 63
VSW3xACC
PWM, APS 2.8 V < VIN < 4.5 V, 0 < ISW3x
ISW3xMAX
<
−25
—
—
—
25
mV
%
0.625 V < VSW3x < 0.85 V
0.875 V < VSW3x < 1.975 V
2.0 V < VSW3x < 3.3 V
−3.0 %
−6.0 %
3.0 %
6.0 %
%
PFM, steady state (2.8 V < VIN < 4.5 V, 0 <
ISW3x < 50 mA)
−65
—
—
—
—
65
mV
mV
%
−45
45
0.625 V < VSW3x < 0.675 V
0.7 V < VSW3x < 0.85 V
0.875 V < VSW3x < 1.975 V
2.0 V < VSW3x < 3.3 V
−3.0 %
−3.0 %
3.0 %
3.0 %
%
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
70 / 137
NXP [ NXP ]
