NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
10.1.4 Reading OTP fuses
As described in the previous section, the contents of the fuses are loaded to the TBBOTP
registers when the following conditions are met:
• VIN is valid
• VDDOTP = 0.0 V
• TBB_POR = 0
• FUSE_POR_XOR = 1
If ECC were enabled at the time the fuses were programmed, the error corrected values
can be loaded into the TBBOTP registers if desired. Once the fuses are loaded and a
turn on event occurs, the PMIC powers on with the configuration programmed in the
fuses.
10.1.5 Programming OTP fuses
The parameters which can be programmed are shown in the TBBOTP registers in
Table 135 of the register map. The PF4210 offers ECC, the control registers for which
functions are located in Table 136 of the register map.
There are ten banks of twenty-six fuses each that can be programmed. Programming the
fuses requires an 8.25 V, 100 mA supply powering the VDDOTP pin, bypassed with 10 to
20 µF of capacitance.
Table 14.ꢀSource of startup sequence
VDDOTP (V)
TBB_POR
FUSE_POR_XOR
Startup sequence
None
0
0
0
1
x
0
1
x
x
0
OTP fuses
0
TBBOTP registers
Default configuration
1.5
10.2 16 MHz and 32 kHz clocks
There are two clocks: a trimmed 16 MHz, RC oscillator, and an untrimmed 32 kHz, RC
oscillator. The 16 MHz oscillator is specified within −8.0/+8.0 %.
The 32 kHz untrimmed clock is only used in the following conditions:
• VIN < UVDET
• All regulators are in sleep mode
• All regulators are in PFM switching mode
A 32 kHz clock, derived from the 16 MHz trimmed clock, is used when accurate timing is
needed under the following conditions:
• During start up, VIN > UVDET
• PWRON_CFG = 1, for power button debounce timing
In addition, when the 16 MHz is active in the ON mode, the debounce time in Table 25
are referenced to the 32 kHz derived from the 16 MHz clock. The exceptions are the
LOWVINI and PWRONI interrupts, which are referenced to the 32 kHz untrimmed clock.
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
21 / 137
NXP [ NXP ]
