欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC3240FET296 参数 Datasheet PDF下载

LPC3240FET296图片预览
型号: LPC3240FET296
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器;硬件浮点协处理器, USB的On-the - Go,然后EMC存储器接口 [16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface]
分类和应用: 存储微控制器和处理器外围集成电路时钟
文件页数/大小: 73 页 / 350 K
品牌: NXP [ NXP ]
 浏览型号LPC3240FET296的Datasheet PDF文件第10页浏览型号LPC3240FET296的Datasheet PDF文件第11页浏览型号LPC3240FET296的Datasheet PDF文件第12页浏览型号LPC3240FET296的Datasheet PDF文件第13页浏览型号LPC3240FET296的Datasheet PDF文件第15页浏览型号LPC3240FET296的Datasheet PDF文件第16页浏览型号LPC3240FET296的Datasheet PDF文件第17页浏览型号LPC3240FET296的Datasheet PDF文件第18页  
LPC3220/30/40/50  
NXP Semiconductors  
16/32-bit ARM microcontrollers  
Table 4.  
Symbol  
Pin description …continued  
Pin  
Power supply  
domain  
Type  
Description  
GPO_12/  
MCOA2/  
LCDLE  
B12  
VDD_IOD  
VDD_IOD  
O
General purpose output 12  
Motor control PWM channel 2, output A  
LCD line end signal  
O
O
GPO_13/  
MCOB1/  
LCDDCLK  
B13  
O
General purpose output 13  
Motor control PWM channel 1, output B  
LCD clock output  
O
O
GPO_14  
D3  
VDD_IOC  
VDD_IOD  
O
General purpose output 14  
General purpose output 15  
Motor control PWM channel 1, output A  
LCD frame/sync pulse  
GPO_15/  
MCOA1/  
LCDFP  
A14  
O
O
O
GPO_16/  
MCOB0/  
LCDENAB/LCDM  
D10  
VDD_IOD  
O
General purpose output 16  
Motor control PWM channel 0, output B  
LCD STN AC bias/TFT data enable  
General purpose output 17  
General purpose output 18  
Motor control PWM channel 0, output A  
LCD line sync/horizontal sync  
General purpose output 19  
General purpose output 20  
General purpose output 21  
UART 4 transmit  
O
O
GPO_17  
N18  
D11  
VDD_IOA  
VDD_IOD  
O
GPO_18/  
MCOA0/  
LCDLP  
O
O
O
GPO_19  
GPO_20  
C2  
VDD_IOC  
VDD_IOC  
VDD_IOD  
O
B2  
O
GPO_21/  
U4_TX/  
LCDVD[3]  
A13  
O
O
O
LCD data bit 3  
GPO_22/  
U7_HRTS/  
LCDVD[14]  
E10  
M16  
H16  
VDD_IOD  
VDD_IOA  
VDD_IOD  
O
General purpose output 22  
HS UART 7 RTS out  
O
O
LCD data bit 14  
GPO_23/  
U2_HRTS/  
U3_RTS  
O
General purpose output 23  
HS UART 2 RTS out  
O
O
UART 3 RTS out  
HIGHCORE/  
LCDVD[17]  
O
Core voltage control out  
O
LCD data bit 17  
I2C1_SCL  
I2C1_SDA  
I2C2_SCL  
I2C2_SDA  
A5  
B6  
A3  
E4  
A4  
VDD_IOB  
VDD_IOB  
VDD_IOC  
VDD_IOC  
VDD_IOB  
I/O T  
I/O T  
I/O T  
I/O T  
I/O  
O
I2C1 serial clock input/output  
I2C1 serial data input/output  
I2C2 serial clock input/output  
I2C2 serial data input/output  
I2S1 transmit clock  
I2S1TX_CLK/  
MAT3[0]  
Timer 3 match output 0  
I2S1TX_SDA/  
MAT3[1]  
E7  
B4  
VDD_IOB  
VDD_IOB  
I/O  
O
I2S1 transmit data  
Timer 3 match output 1  
I2S1 transmit word select  
I2S1TX_WS/  
CAP3[0]  
I/O  
I/O  
Timer 3 capture input 0  
LPC3220_30_40_50_1  
© NXP B.V. 2009. All rights reserved.  
Preliminary data sheet  
Rev. 01 — 6 February 2009  
14 of 73