欢迎访问ic37.com |
会员登录 免费注册
发布采购

FXPS7115DS4 参数 Datasheet PDF下载

FXPS7115DS4图片预览
型号: FXPS7115DS4
PDF下载: 下载PDF文件 查看货源
内容描述: [Digital absolute pressure sensor, 40 kPa to 115 kPa]
分类和应用: 传感器换能器
文件页数/大小: 72 页 / 1041 K
品牌: NXP [ NXP ]
 浏览型号FXPS7115DS4的Datasheet PDF文件第46页浏览型号FXPS7115DS4的Datasheet PDF文件第47页浏览型号FXPS7115DS4的Datasheet PDF文件第48页浏览型号FXPS7115DS4的Datasheet PDF文件第49页浏览型号FXPS7115DS4的Datasheet PDF文件第51页浏览型号FXPS7115DS4的Datasheet PDF文件第52页浏览型号FXPS7115DS4的Datasheet PDF文件第53页浏览型号FXPS7115DS4的Datasheet PDF文件第54页  
NXP Semiconductors  
FXPS7115D4  
Digital absolute pressure sensor, 40 kPa to 115 kPa  
7.7.26 IC manufacturer identification register (address C2h)  
The IC manufacturer identification register is a factory programmable OTP register  
that identifies NXP as the IC manufacturer. This register is included in the factory  
programmed OTP array error detection. This register is readable in SPI mode or I2C  
mode when ENDINIT is not set.  
Table 85.ꢀIC MANUFACTURER IDENTIFICATION REGISTER (ICMFGID address C2h) bit allocation  
Bit  
7
6
5
4
3
2
1
0
Symbol  
Reset  
Access  
ICMFGID[7:0]  
0
0
0
0
0
0
1
0
R
R
R
R
R
R
R
R
7.7.27 Part number register (address C4h, C5h)  
The part number registers are factory programmed OTP registers that include the  
numeric portion of the device part number. These registers are included in the factory  
programmed OTP array error detection. These registers are readable in SPI mode or I2C  
mode when ENDINIT is not set.  
Table 86.ꢀPN0 Register (address C4h) bit allocation  
Bit  
7
6
5
4
3
2
1
0
Symbol  
Reset  
Access  
PN0[7:0]  
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
Table 87.ꢀPN1 Register (address C5h) bit allocation  
Bit  
7
6
5
4
3
2
1
0
Symbol  
Reset  
Access  
PN1[7:0]  
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
7.7.28 Device serial number registers  
The serial number registers are factory programmed OTP registers that include the  
unique serial number of the device. Serial numbers begin at 1 for all produced devices  
in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially  
assigned. No lot will contain more devices than can be uniquely identified by the 14-bit  
serial number. Depending on lot size and quantities, all possible lot numbers and serial  
numbers might not be assigned. These registers are included in the factory programmed  
OTP array error detection. These registers are readable in SPI mode or I2C mode when  
ENDINIT is not set.  
Table 88.ꢀSN0 Register (address C6h) bit allocation  
Bit  
7
6
5
4
3
2
1
0
Symbol  
Reset  
Access  
SN[7:0]  
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
N/A  
R
FXPS7115D4  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Product data sheet  
Rev. 3 — 5 December 2019  
50 / 72  
 
 
 
 
 
 
 
 复制成功!