NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
Address
$1803
$1804
$1805
$1806
$1807
$1808
$1809
$180A
$180B
$180C
$180D
$180E
$180F
Register Name
SIMOPT2
Reserved
Reserved
SDIDH
Bit 7
6
5
4
3
2
1
Bit 0
COPT[2:0]
LFOSEL
TCLKDIV
BUSCLKS[1:0]
REV[3:0]
ID[11:8]
SDIDL
ID[7:0]
SRTISC
SPMSC1
SPMSC2
FRC
RTIF
LVDF
0
RTIACK
LVDACK
0
RTICLKS
LVDIE
0
RTIE
LVDRE
PDF
0
LVDSE
0
RTIS{2:0]
LVDE
0
BGBE
0
PPDACK
PDC
FRCLR
LVWF
FRCEN
LVDV
KBF
FPAGE
0
SPMSC3
SIMSES
SOTRM
SIMTST
LVWACK
LVWV
IRQF
0
0
0
TRF
PWUF
LFF
RFF
SOTRM[7:0]
TRH[2:0]
TRO
$1810-1F Reserved
$1820
$1821
$1822
$1823
$1824
$1825
$1826
FCDIV
FOPT
DIVLD
PRDIV8
DIV[5:0]
KEYEN
FNORED
0
0
0
0
0
0
SEC0[1:0]}
Reserved
FCNFG
FPROT
FSTAT
FCMD
0
0
KEYACC
FPVIOL
0
0
0
0
FPDIS
0
FPS[7:1]
FACCERR
FCBEF
FCCF
0
FBLANK
FERASE
FCMD[6:0]
$1827-3F Reserved
Note: Reserved bits shown as 0 must always be written to 0.
Note: Reserved bits shown as 1 must always be written to 1.
Note: Shaded bits are recommended to only be controlled by firmware or factory test.
6.5 MCU parameter registers
The 64 bytes of parameter registers are located at addresses $0050 through $008F.
These registers are powered up at all times and may be used to store temporary or
history data during the times that the MCU is in any of the STOP modes. The parameter
register at $008F is used by the firmware for interrupt flags.
6.6 MCU RAM
The FXTH87E includes static RAM. The locations in RAM below $0100 can be accessed
using the more efficient direct addressing mode, and any single bit in this area can be
accessed with the bit-manipulation instructions (BCLR, BSET, BRCLR, and BRSET).
Locating the most frequently accessed program variables in this area of RAM is
preferred.
The RAM retains data when the MCU is in low-power WAIT, or STOP4 modes. At power-
on or after wakeup from STOP1, the contents of RAM are not initialized. RAM data
is unaffected by any reset provided that the supply voltage does not drop below the
minimum value for RAM retention (VRAM).
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
23 / 183
NXP [ NXP ]
