欢迎访问ic37.com |
会员登录 免费注册
发布采购

F87EHHD 参数 Datasheet PDF下载

F87EHHD图片预览
型号: F87EHHD
PDF下载: 下载PDF文件 查看货源
内容描述: [FXTH87E, Family of Tire Pressure Monitor Sensors]
分类和应用:
文件页数/大小: 183 页 / 1700 K
品牌: NXP [ NXP ]
 浏览型号F87EHHD的Datasheet PDF文件第144页浏览型号F87EHHD的Datasheet PDF文件第145页浏览型号F87EHHD的Datasheet PDF文件第146页浏览型号F87EHHD的Datasheet PDF文件第147页浏览型号F87EHHD的Datasheet PDF文件第149页浏览型号F87EHHD的Datasheet PDF文件第150页浏览型号F87EHHD的Datasheet PDF文件第151页浏览型号F87EHHD的Datasheet PDF文件第152页  
NXP Semiconductors  
FXTH87E  
FXTH87E, Family of Tire Pressure Monitor Sensors  
TA = 0 °C to 25 °C and VDD = 2.5 V to 3.6 V  
TA = 60 °C to 125 °C and VDD = 2.5 V to 3.6 V  
Typical consumption  
VDD = 3.6 V  
VDD = 3.0 V  
PTYP  
PMIN_HOT  
PMIN_COLD  
PMIN_HOT  
VDD = 2.5 V  
VDD = 1.8 V  
T
= -40 °C  
T
= 0 °C  
T
= 25 °C  
T
= 60°C  
T = 105 °C  
A
A
A
A
A
aaa-028039  
Figure 46.ꢀRF power domains  
15.12 RFM control register 3 — RFCR3  
The RFCR3 register contains eight control bits for the RFM as described in Table 140  
which sets the number of frames in each RF datagram.  
Table 140.ꢀRFM control register 3 (RFCR3) (address $0033)  
Bit  
R
7
DATA  
0
6
IFPD  
0
5
ISPC  
0
4
IFID  
0
3
2
1
0
FNUM[3:0  
W
Reset  
0
0
0
0
Table 141.ꢀRFCR3 field descriptions  
Field  
Description  
Data State — The DATA bit determines the output state of the RF power amplifier when the RFM is in the  
MCU direct control mode (CODE[1:0] = 11)  
7
0ꢀRF output state low.  
1ꢀRF output state high.  
DATA  
Interframe Power Down — The IFPD control bit selects whether the XCO and associated analog blocks are  
powered down during interframe timing caused by the RFM. The IFPD control bit is cleared by the RFMRST  
signal.  
6
0ꢀThe XCO remains powered up as long as the SEND bit is set.  
IFPD  
1ꢀThe XCO is powered down during RFM controlled interframe timing events.  
The restart of these functions will start 1 ms before the end of the timing interval if another frame is to be  
transmitted.  
Initial Random Space — When the ISPC bit is set the initial time delay before the first frame will be enabled.  
This bit is cleared by an RFM reset.  
5
0ꢀNo initial time interval.  
ISPC  
1ꢀInitial time interval enabled.  
FXTH87ERM  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2019. All rights reserved.  
Reference manual  
Rev. 5.0 — 4 February 2019  
148 / 183  
 
 
 
 
 复制成功!